Radiation Hardened Flip Flop Design

dc.contributor.authorArushi
dc.contributor.supervisorKushwaha, Madhu
dc.date.accessioned2019-08-23T10:05:31Z
dc.date.available2019-08-23T10:05:31Z
dc.date.issued2019-08-22
dc.descriptionMTech (VLSI Design) Dissertationen_US
dc.description.abstractDevice scaling has become an important part of very large scale integration (VLSI) design that can result in faster and denser integration of devices. Increased speed of data transfer, ability to achieve multiple tasks simultaneously and better performance are some of the main advantages of scaling. Subthreshold leakage, dynamic power dissipation and short channel effects are some of the reasons predicted as the disadvantages of transistor scaling. Density of memory elements also keeps on increasing which leads to increased susceptibility of the device nodes toward the radiation. Thus, increasing susceptibility of the device nodes is an add on drawback to scaling of technology node. Earlier, radiation had a prominent effect on integrated ICs in aerospace applications only but due to continuous scaling, it has become a serious hazard at ground level also. In digital electronics, flip flop is the basic sequential circuit which is used to store the state information. Under the influence of radiation, performance of CMOS flip flop circuits get disturbed. Power dissipation, robustness and propagation delay are some of the parameters which are considered while designing a RADHARD flip flop. This thesis work contains the analysis of radiation induced soft errors on 90nm technology node CMOS circuits. It targets to design low power flip flop along with sufficient immunity towards the radiation. Several state-of-the-art designs like DICE, TMR and Single Phase Clocked Design have been implemented. Virtuoso (Cadence) tool has been used to design the structures of flip flops with 1.2V as the supply voltage. An algorithm has been proposed to find out the MOSFETs in cut off region and to remove redundant nodes. It checks the output state of flip flop to observe the effect of radiation strike on it. This algorithm is well implemented on the RADHARD structures along with the proposed design. Analysis has been done on these RADHARD structures on the basis of delay, power and critical charge.en_US
dc.identifier.urihttp://hdl.handle.net/10266/5688
dc.language.isoenen_US
dc.subjectRadiation Hardeningen_US
dc.subjectRadiation Strikesen_US
dc.subjectSingle event upseten_US
dc.subjectOff Nodesen_US
dc.subjectFlip Flopsen_US
dc.titleRadiation Hardened Flip Flop Designen_US
dc.typeThesisen_US

Files

Original bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
ARUSHI(601762004).pdf
Size:
2.17 MB
Format:
Adobe Portable Document Format

License bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
license.txt
Size:
2.03 KB
Format:
Item-specific license agreed upon to submission
Description: