Development of QA Cell For PDK Validation and Its Automation
| dc.contributor.author | Nitika | |
| dc.contributor.supervisor | Sandha, Karmjit Singh | |
| dc.date.accessioned | 2019-08-19T09:25:38Z | |
| dc.date.available | 2019-08-19T09:25:38Z | |
| dc.date.issued | 2019-08-19 | |
| dc.description.abstract | Process Design Kit is that part of VLSI industry which deals with the process technology, i.e. masking procedures of different layers present or used particularly in that technology. Design kit means, an environment or a platform that is created for the users who uses these PDK’s for developing their own designs. So, these design kits do not have any particular functionality. Rather the users which are designers of various fields use these PDK to test their design’s functionality. Also this is important because this is the last step before the chip goes for manufacturing. Hence, it should be error free before it is being given for fabrication, else the chip will fail due to which the industries have to face huge loses. Hence PDK’s are extremely important for the industry point of view. Now, designing of these PDK’s are also done in frontend as well as in backend. In frontend the models are made and then these models are simulated using different simulators and finally they are cross checked and if discrepancies are found then they are fixed and again procedure repeats until all the discrepancies are resolved. Similarly, in backend, layouts are made for the various devices along with their test cases for the different DRC rules. These rules are validated and checked and if discrepancies are found then they are fixed and same procedure repeat itself. There are many other parameters which are to be taken care of like the LVS, DFM etc. PCell Validation also plays a significant role in PDK validation because PDK provides all tools and device libraries. Every device is simulated in order to check its working and also all the CDF parameters are verified. All the rules specified in DRC deck and in format of SVRF file. By getting basic knowledge of keywords helps in better understanding of verification process. | en_US |
| dc.identifier.uri | http://hdl.handle.net/10266/5648 | |
| dc.language.iso | en | en_US |
| dc.subject | Parametrized Cell | en_US |
| dc.subject | Process Design Kit | en_US |
| dc.subject | QA cells | en_US |
| dc.subject | DRC | en_US |
| dc.subject | LVS | en_US |
| dc.subject | FQA | en_US |
| dc.title | Development of QA Cell For PDK Validation and Its Automation | en_US |
| dc.type | Thesis | en_US |
