To Design a Real Time Scheduler for Embedded Systems using Hardware and Software Co Design Approch

dc.contributor.authorRahgu
dc.contributor.supervisorKaur, Navjot
dc.date.accessioned2007-03-01T10:34:50Z
dc.date.available2007-03-01T10:34:50Z
dc.date.issued2007-03-01T10:34:50Z
dc.description.abstractEmbedded systems can no longer depend on independent hardware or software solutions to real time problems due to cost, efficiency, flexibility, upgradeability, and development time. System designers are now turning to hardware/software co-design approaches that offer real time capabilities while maintaining flexibility to support increasing complex systems. Although long desired, reconfigurable technologies and supporting design tools are finally reaching a level of maturity that are allowing system designers to perform hardware/software co-design of operating system core functionality such as time management and task scheduling that allow the advantages of higher level program development while achieving the performance potentials offered by execution of these functions in parallel hardware circuits. All event-scheduling functionality was migrated into hardware with a standard FPGA-based address mapped register set interface for the remainder of the operating system. This hardware-based event scheduling functionality liberated the CPU from performing the overhead processing associated with managing event queues, and provided microsecond resolution scheduling of events. The scheduler component of the Operating Systems was implemented in hardware using VHDL language and simulations were done using Model SIM software and synthesis using Leonardo Spectrum software. This work represented a critical first step towards achieving a full hardware/software co-design of key operating system functions into a hybrid system for embedded applications.en
dc.description.sponsorshipDepartment of Electronics and Communication Engineering, Thapar Institute of Engineering and Technology,Patiala.en
dc.format.extent824627 bytes
dc.format.mimetypeapplication/pdf
dc.identifier.urihttp://hdl.handle.net/123456789/121
dc.language.isoenen
dc.subjectReal Time Shedularen
dc.subjectEmbedded Systemen
dc.subjectField Programmable Gate Arrayen
dc.titleTo Design a Real Time Scheduler for Embedded Systems using Hardware and Software Co Design Approchen
dc.typeThesisen

Files

Original bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
121.pdf
Size:
806.11 KB
Format:
Adobe Portable Document Format

License bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
license.txt
Size:
1.79 KB
Format:
Item-specific license agreed upon to submission
Description: