1. TIET Digital Repository

Browsing by Author Vohra, Harpreet

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 1 to 20 of 23  next >
Issue DateTitleAuthor(s)
3-Jan-2012Analysis and Implementation of Various Adders and Multipliers with Power and Performance PerspectivesVohra, Harpreet; Dhammi, Puneet Bhardwaj
7-Oct-2008Design and Implementation of a Low Power High Speed Floating Point AdderVohra, Harpreet; Agarwal, Sunil
25-Aug-2012Design and Implementation of High Performance 64-Bit VLIW MicroprocessorVohra, Harpreet; Rani, Manju
26-Sep-2008Design And Implementation Of High Speed Low Power Integer MultiplierVohra, Harpreet; Singh, Avinash Pratap
29-Oct-2010Design and Implementation of Low power High Speed Floating Point Adder and MultiplierVohra, Harpreet; Seth, Ridhi
3-Oct-2008Design and Implementation of Viterbi Decoder using FPGAsVohra, Harpreet; Sharma, Ajay
23-Oct-2017Design of High Performance Floating Point Multiply and Add UnitVohra, Harpreet; Sharma, Deepti
3-Jan-2012Design of Low Power and High Fault Coverage Test Pattern Generator for BISTVohra, Harpreet; Udvanshi, Sunil
13-Aug-2015Development of Enhanced Test Data Compression Scheme for System on ChipVohra, Harpreet; Shruti
13-Aug-2015Efficient Test Scheduling and IP Mapping Algorithm for NOC Based SOCVohra, Harpreet; Aggarwal, Prashit
2-Nov-2017Efficient Test Solutions for System on ChipSengupta, Indranil; Dhiman, Amardeep; Vohra, Harpreet
12-Sep-2018Low Power Consumption AMBA APBVohra, Harpreet; Mahindru, Harshita
5-Sep-2016Mapping of Application-Specific NOC Using DPSO TechniqueVohra, Harpreet; Pandya, Ronak
10-Oct-2017Modified 10 Coded Test Data Compression Technique for System on ChipVohra, Harpreet; Apoorva
25-Aug-2012Optimal Test Solution for Core based System on ChipVohra, Harpreet; Ghosh, Debbrat
22-Aug-2014Optimization of test scheduling of SOC using Genetic AlgorithmVohra, Harpreet; Neelam
10-Oct-2017Scalable and Low Overhead Watermarking Based Integrated Authentication and Encryption Scheme for Wireless Sensor NetworksVohra, Harpreet; Gambhir, Tanvi
3-Jan-2012SOC TEST DATA VOLUME MINIMIZATION WITH LOW POWER CONSTRAINTVohra, Harpreet; Chopra, Aditya
25-Aug-2012SOC Test Data Volume Minimization with Testing Time ConstraintVohra, Harpreet; Sharma, Deepika
3-Sep-2019Tackling EM effects during Layout Development in Custom CompilerVohra, Harpreet; Moudgil, Prince
Showing results 1 to 20 of 23  next >