

**LOW POWER CONSUMPTION AMBA APB**

*A Dissertation Submitted in Partial Fulfillment of the Requirement for the Award  
of the Degree of*

**MASTER OF TECHNOLOGY**

**In**

**VLSI Design**

**Submitted By**

**HARSHITA MAHINDRU**

**Roll no. 601662009**

Under the guidance of

**Dr. Harpreet Vohra**

**Assistant Professor, ECED**




**THAPAR INSTITUTE**  
**OF ENGINEERING & TECHNOLOGY**  
(Deemed to be University)

**ELECTRONICS AND COMMUNICATION ENGINEERING DEPARTMENT**  
**THAPAR INSTITUTE OF ENGINEERING & TECHNOLOGY, PATIALA, PUNJAB**



# CERTIFICATE



**DKOP Labs Pvt. Ltd.**

*Career And Corporate Solutions...*


Date: July 2, 2018

## CERTIFICATE

This is to certify that Harshita Mahindru, Registration No. 601662009, a student of M.Tech (VLSI Design), Thapar Institute of Engineering and Technology, Patiala has successfully completed Six Months (January 2018 – June 2018) internship program in DKOP Labs Pvt. Ltd. Her title of dissertation is “**LOW POWER CONSUMPTION AMBA APB**”

During the period of her internship program, she was punctual and hardworking.

I wish her every success in life.

For **DKOP LABS PVT. LTD.**  
  
Director

Devender Pal Khari  
Director  
DKOP Labs Pvt. Ltd.



**DKOP Labs Pvt. Ltd.**

Regd. Office: WP-425, Wazirpur, Ashok Vihar, Delhi-110052

PAN No. AADCD1700A, CIN: U73100DL2009PTC191504

Branch Office: A-82, Ground Floor, Sector-57,

Opp. Radisson, Noida-201301 (Uttar Pradesh)

Tel.: +91-120-4274237

M: +91-9971792797

e-mail: info@dkoplabs.com

Web: www.dkoplabs.com

## DECLARATION

### DECLARATION

I, Harshita Mahindru, hereby declare that the work showed in this report entitled "**LOW POWER CONSUMPTION AMBA APB**" in fulfillment of the requirement for the award of degree of Master of Technology in VLSI DESIGN submitted at Electronics and Communication Engineering Department, Thapar Institute of Engineering and Technology (A Deemed to be University), Patiala is a record of work finished under the supervision of **Dr. Harpreet Vohra, Assistant Professor, ECED, Thapar Institute of Engineering and Technology (A Deemed to be University), Patiala** from June 2016 to June 2018. The matter presented in this has not been submitted either in part or full to any other university or institute for the award of any other degree.

Date: 6-8-2018

**Harshita Mahindru**

**Roll no. 601662009**



**Dr. Harpreet Vohra**

Assistant Professor

Electronics and Communication Engineering Department

Thapar Institute of Engineering & Technology

(A Deemed To Be University), Patiala, Punjab

Date: 6-8-2018

## ACKNOWLEDGEMENT

It is my proud privilege to acknowledge and extend my gratitude to several persons who helped me directly or indirectly in completion of this report. I express my heart full indebtedness and owe a deep sense of gratitude to my guide **Dr. Harpreet Vohra, Assistant Professor, ECED, Thapar Institute Of Engineering and Technology (Deemed To Be University)**, for her sincere guidance and support with encouragement to go ahead. I would like to thank my manager **Mr. Aviraj Ghanekar, Jd Design Engineer or Trainer, DKOP Labs Pvt. Ltd., Noida** for his valuable suggestions, feedback and persuasion to do something new and challenging and to give freedom to work in my way.

I am moreover thankful to **Dr. Alpana Agarwal, Head of the Department, ECED** and **Dr. Anil Arora, PG Coordinator**, for giving the adequate establishment and workplaces that helped me to finish the work over the traverse of this suggestion.

I am in like manner appreciative to my contracting boss **Mr. Vivek Sheel Dutt, Director, Business Advancement, DKOP Labs Pvt. Ltd., Mohali** for his standard motivation and inspiration and that enacted me for the work.

I may in like manner need to thank to **Dr. R.S. Kaler (Deputy Director, Thapar University, Patiala)**, **Dr. S.S. Bhatia (DOAA, Thapar University, Patiala)** for empowering me to finish an impermanent position and doing my proposition work at DKOP Labs Pvt. Ltd.

Last yet not the smallest, I should need to thank my people for their extended lengths of resolute worship and invigorate. They have continually required the best for me and I regard their affirmation and relinquish.

**Harshita Mahindru**

**601662009**

## **ABSTRACT**

To fulfill the ever increasing needs of the consumer market, more and more infrastructure is being added on a single chip. The growth rate has by far satisfied the prediction of Gordon Moore, stated as Moore's law. It is common to find a complete system (realized using different IP cores) on a single chip, termed as System on chip. Such a high performance, computational extensive and power hungry solutions must be coordinated with interconnects texture which can deal with it. There are numerous interconnect transports like AMBA, Wishbone, Center Associate, Avalon etc that are broadly utilized as a part of the business. Consisting of AHB (Advanced High-performance Bus) and APB (Advanced Peripheral Bus) which can communicate with elite and low execution peripherals respectively, AMBA has emerged as the most favorable communication bus architecture

The proposed work presents the execution of low power utilization AMBA APB in view of AMBA2.0 detail. The plan engineering was composed utilizing the VHDL (Rapid Coordinated Circuits Equipment Depiction Dialect) code utilizing Xilinx ISE Instruments with Show Sim 6.3f test system. The static power examination and power investigation is finished utilizing the STA instrument and X Power Analyzer of Xilinx ISE 13.4 plan suite.

Keywords: APB, AMBA transport.

## TABLE OF CONTENTS

<b>Sr. No.</b>	<b>Name Of Chapters</b>	<b>Page No.</b>
	<b>Pre –Pages</b>	
	<b>Certificate</b>	<b>i</b>
	<b>Declaration</b>	<b>ii</b>
	<b>Acknowledgement</b>	<b>iii</b>
	<b>Abstract</b>	<b>iv</b>
	<b>Table of Contents</b>	<b>v</b>
	<b>List of tables’</b>	<b>viii</b>
	<b>List of figures</b>	<b>ix</b>
	<b>Chapter 1 Introduction</b>	<b>1-6</b>
1.1	Distinctive versions of AMBA	1
1.2	Goals of the AMBA determination	5
1.3	Thesis organization	5
	<b>Chapter 2 Literature survey</b>	<b>7-13</b>
	<b>Chapter 3 Framework outline and execution</b>	<b>14-27</b>
3.1	APB interface module	14
3.2	Framework of the AMBA APB activity	15
3.2.1	State chart	15

3.2.2	Compose trade	16
3.2.3	Read exchange	17
3.3	AMBA APBA parts	18
3.4	AMBA APB signs	18
3.4.1	Information transports	20
3.5	APB associate	20
3.5.1	Interface layout	20
3.5.2	APB associate portrayal	21
3.5.3	Schedule graphs	21
3.5.4	Planning parameters	22
3.6	APB bound	24
3.6.1	Interface graph	24
3.6.2	APB bound portrayal	24
3.6.3	Timing outlines	25
3.6.4	Planning parameters	25
Chapter 4	Simulation results and analysis	28-33
4.1	Recreation devices utilized for verification	28
4.1.1	Xilinx venture pilot	28
4.1.2	Model Sim simulation	29
4.2	Examination	29
4.3	AMBA APB interface module recreation	30

4.4 Simulation waveform of AMBA APB	31
4.5 Static arranging and power examination	32
Chapter 6 Conclusions and future scope	34

## **REFERENCES**

## LISTS OF TABLES

<b>Sr. No</b>	<b>Table Details</b>	<b>Page No.</b>
	Table 3.1 APB flag portrayals	19
	Table 3.2 APB extension input parameters	22
	Table 3.3 APB scaffold yield parameters	23
	Table 3.4 APB slave input parameters	26
	Table 3.5 APB slave yield parameters	27

## LISTS OF FIGURES

<b>Sr. No</b>	<b>Figure Details</b>	<b>Page No.</b>
Figure 1.1	ARM transport	2
Figure 2.1	Design flowchart	8
Figure 3.1	AMBA APB joining outline	15
Figure 3.2	State graph	16
Figure 3.3	Compose trade	17
Figure 3.4	Read exchange	18
Figure 3.5	APB connect interface chart	21
Figure 3.6	APB connect exchange	22
Figure 3.7	APB bound joining depiction	24
Figure 3.8	APB hostage exchange	25
Figure 4.1	Screen capture of Xilinx undertaking pilot window	28
Figure 4.2	Screen capture of the Model Sim simulation	29
Figure 4.3	Synthesis report of AMBA APB segment	31
Figure 4.4	Reenactment waveform of AMBA APB	32
Figure 4.5	Power investigation of AMBA interface module	33



# CHAPTER 1

## INTRODUCTION

Advanced Microcontroller Bus Architecture (AMBA) described as an open standard; on-chip correspondence standard and an on-chip interconnect for the change, organization and relationship of squares in a design. While considering the arrangement issues, a multi-processor setup face various issues. AMBA as a building supports various plans regardless of the way that they have broad amounts of controllers and peripherals. AMBA is utilized as the on-chip transport in System on chip outlines (So Cs), Application Specific Integrated Circuits (ASICs) and Anomalous state embedded miniaturized scale controller.

AMBA was first presented in the year 1996. It is an enlisted trademark of the organization 'ARM Limited'. The present adaptations of Advanced Microcontroller Bus Architecture incorporate AMBA1 or AMBA , AMBA2, AMBA3, AMBA4 and AMBA5. The principle targets of AMBA are; permit right first time improvement, be innovation free, energize a measured framework outline and effectively lessen the silicon foundation. AMBA forms can help in configuration reuse; can go with rapid transport and high transfer speed helps in the change of framework execution.

### 1.1 DISTINCTIVE VERSIONS OF AMBA

AMBA1: Presented in the year 1996, AMBA1 had only two transports named Advanced System Bus (ASB) and Advanced Peripheral Bus (APB). It was the key variation exhibited by ARM.

AMBA2: The second type of AMBA turned out in the year 1999 with another vehicle named Advanced High-performance Bus (AHB) nearby ASB and APB.

AMBA3: Third era of AMBA was brought out in the year 2003. Through this variant ARM presented Advanced Extensible Interface (AXI3 or AXI v1.0). With slight alterations in AHB and APB, AHB – Lite v1.0 and APB3 v1.0 turned out separately. Advanced Trace Bus (ATB v1.0) was acquainted with on-chip investigate and follow arrangement.

AMBA4: In the year 2010, the fourth era of AMBA turned out with another transport named AXI

Coherency Extensions (ACE). With slight changes; AXI4, AXI4-Lite, AXI-Stream v1.0, ATB v1.1, APB4 v2.0 and ACE-Lite were presented.

AMBA5: AMBA 5 CHI (Coherent Hub Interface) was presented by ARM in the year 2013 to empower superior and versatile framework on chip innovation. It bolsters non-blocking sound information exchanges between processors utilizing stores. This is utilized by Cortex-A57, Cortex-A53 processors, Core Link DMC-520 Dynamic Memory Controller and Core Link CCN-504 Cache Coherent Network.




Figure 1.1: ARM transport

Figure 1.1 shows linkage of DMA, memory, CPU on SOC practical squares.

### Advanced Peripheral Bus (APB)

In order to decrease the intricacy related to interfacing and power utilization; Advanced Peripheral Bus is utilized as a part of AMBA based outlines. Low transfer speed peripherals are interfaced by utilizing APB. Through APB, framework execution can be enhanced. APB Bridge and APB Slave are the two primary segments of this transport. APB Bridge is the vehicle expert. Just a for single transport, master will be there for the APB in AMBA based outlines.

The primary elements of APB Bridge are address hooking, create a strobe flag PENABLE and select flag SSELx, put the information on APB for compose exchange and furthermore enable the APB information to be accessible for perused exchange. Numerous planning parameters are identified with APB

Bridge. These parameters are named information and yield parameters. Interfacing of the APB slave is said to be exceptionally adaptable. Like the APB timing parameters are there to control the APB slave task.

The fundamental flags that guide the task of APB are SCLK, SRESETn, SADDR [31:0], SSELx, SENABLE, SWRITE, SRDATA and SWDATA. APB3 v1.0 is a subset of APB. In these two additional signals SREADY and SLVERR are utilized along with alternate signs of APB. APB4 v2.0 is the most recent enhanced adaptation of APB. These signals perform write and read operations.

### **Advanced System Bus (ASB)**

As an elite pipelined transport, ASB can be utilized as a part of the numerous inserted micro controllers. It bolsters the association of numerous processors, outer memory interfaces and on-chip memories. The primary highlights like burst exchange, various transport master assist and better pipelined activity can be gotten through ASB.

The guideline sections of ASB can't avoid being ASB master, ASB slave, ASB judge and ASB decoder. ASB master begins to make the read exercises through address and control information. Various transports pro are accessible in ASB; only a solitary of them will get access. ASB Judge will help the pro to access ASB. The standard limit of ASB slave is to respond to the scrutinized and create assignments. For disentangling the convey and to pick are the best possible slaves ASB decoder is used.

Non-sequential, sequential and address-just are the three primary sorts of exchanges that can occur through ASB. The distinctive signals used in this transport are DSELx, BWRITE, BWAIT, BTRAN [1:0], BPROT [1:0], BSIZE [1:0], BnRES, BLOK, BLAST, BERROR, BD[31:0], BCLK, BA[31:0], AREQx and AGNTx.

### **Advanced High Performance Bus (AHB)**

AHB is used by large an elite transport which can give better data transmission activity. Through AHB, an outline can accomplish highlights like split exchanges, better information transport setup, burst exchange, single clock edge activity and so on. AHB is utilized on ARM7, ARM Cortex-M and ARM9 based plans. AHB framework configuration contains AHB master, AHB slave, AHB decoder and AHB authority.

AHB read and compose tasks through address and control. At one time, just a single master can

utilize the transport productively. AHB slave reacts to the AHB master. With the assistance of the address; slave reacts to the read or composes task. The status of the information exchange is recognized by the slave to the master. Status implies whether the information exchange was a win, disappointment or a pause. AHB arbiter and AHB decoder have capacities like ASB.

AHB signals are RWDATA [31:0], RSEL<sub>x</sub>, RRDATA [31:0], RREADY, RRESP [1:0], RSPLIT<sub>x</sub> [15:0], RMASTLOCK, RMASTER [3:0], RGRANT<sub>x</sub>, RLOCK<sub>x</sub> and RBUSREQ<sub>x</sub>. AHB-Lite v1.0 gives a predominant exchange speed action. Other than the basic AHB signals, this adjustment uses diverse banners moreover; for better action.

### **Advanced Extensible Interface (AXI)**

AXI v1.0, a burst based convention, was first presented by ARM in the third era of AMBA. It gives better execution, high recurrence and rapid task. There is a different address and information stage. It exchanges the information utilized by byte strobes. Here burst exchanges are possible with address issue

Worldwide signs, compose information carrier signals, compose address carrier signals, compose reaction carrier signals, read address carrier signals, read information carrier flags and low power interface signals are the distinctive classifications of signs introduce in AXI. Five separate channels are available to permit the read and compose activity. Out of request exchange fulfillment and expansion of enlist stages are the other principle highlights of AXI. AXI4 – Lite is an enhanced subset of AXI. It alters the signs of the essential AXI. This subset utilizes a settled information transport width and backings compose strobes. AXI-Stream v1.0 is the most recent adaptation of AXI.

### **AXI Coherency Extensions (ACE)**

Expert is an augmentation to the AXI with upgrades like third level reserves, on-chip RAM, peripherals and outside memory. Here, the width of the AXI read and compose channels can be designed for a 64-bit or 128-piece interface. It underpins 1:1 clock proportions regarding the processor clock. It can likewise run, several processor clocks. Pro is utilized on the ARM Cortex-A processors like Cortex-A7 and Cortex-A15. The diverse segments in master are interconnect, ACE masters, ACE – Lite masters and ACE-Lite/AXI slaves. Expert gives a structure to framework level coherency. Read data channel signals, read address carrier signals, snoop carrier signals, write address carrier signals and response signals are the real flags of ACE.

Pro Lite is a subset of ACE. Pro Lite is utilized by ace parts that don't have equipment intelligible reserves. They can demonstrate whether the issued exchanges could be held in the equipment coherent stores of different bosses or they will help in obstruction exchanges. It comprises extra flags on the read address channel and compose address channel. Pro Lite does exclude snoop channels, snoop signs and reaction signals.

### **Advanced Trace Bus (ATB)**

Advanced Trace Bus (ATB) encourages exchange of information around the Core Sight troubleshoot framework. It bolsters bite-sized bundles and the control signals utilized for showing the quantity of bytes substantial in each cycle. ATCLK, ATCLKEN, ATRESETn, ATVALID, ATREADY, ATID [6:0], ATBYTES [m: 0], ATDATA [n: 0], AFVALID and AFREADY are the signs utilized by this transport for activity.

### **AMBA Based Designs**

SDRAM and Flash memory controllers (DMC-34x), Network Interconnect (NIC-301), store controllers (L2C-310), DMA controllers (DMA-230 and so forth makes utilization of AMBA. Non-ARM plans likewise utilize AMBA.

## **1.2 GOALS OF THE AMBA DETERMINATION**

The goals of the AMBA particular are:

- It will upgrade the inserted small scale controller things with focal handling unit on SOC.
- It will upgrade the reusability of fringe and IPs and make design simple.
- It will configure less potential interfaces.

## **1.3 THESIS ORGANISATION**

The organization of the thesis report is as follows:

Chapter 1 gives a summary of the establishment of this hypothesis. It contains a short presentation about the Advanced Microcontroller Bus Architecture (AMBA), advanced peripheral bus (APB), advanced system bus (ASB) and advanced high-performance bus (AHB). Encourage it has talked about the objectives of the AMBA assurance.

Chapter 2 gives a old coarse writing study of Advanced Microcontroller Bus Architecture (AMBA) advanced peripheral bus (APB) arrangements existing up until this point. It likewise features the inadequacies of these current arrangements.

Chapter 3 gives a review of the APB which frames the base of the proposed plot. It covers the points of interest of APB joining segments and flags.

Chapter 4 presents the experimental set up and the simulation results.

Chapter 5 expresses the interpretation topped from our work and recommends conceivable bearings for further examination.

## CHAPTER 2

### LITERATURE SURVEY

The extensive review is finished on Bleeding edge Microcontroller Transport Building and diagram of AMBA interface module. AMBA is an open source transport tradition displayed by ARM Confined in 1999[2].

The author presented an AMBA 2.0 [1] which characterizes the three transport conventions as Advanced System Bus (ASB), Advanced Peripheral Bus (APB) and Advanced High-performance bus (AHB). It examines the test systems of all transport conventions. The interface module AMBA AHB can be clearly used as standard joining module in perspective of its constrained state machine as it can read and make data. The connecting module AMBA APB is melodic showing the low repeat as it is talking with the periphery contraptions. State charts and timing traces are also discussed here.

Kiran Rawat et al. proposed an [4] AMBA (Progressed Microcontroller Transport Engineering) ASB APB (Advanced System Bus – Advanced Peripheral Bus). The objective of the combination is complex interface between AMBA ASB and APB. The technique embraced is Verilog dialect with limited state machine models planned in Model Sim Variant 10.3 and Xilinx-ISE outline suite, adaptation 13.4 which is utilized to extract blend, to outline usage rundown and power reports. For the usage of APB Extension, referee and decoder are composed. In AMBA ASB APB module, master gets into contact with APB transport. Judge decides master's status and after that, begins speaking with the transport. For choosing a transport slave, decoder utilizes the precise address lines and an affirmation is offered back to the transport master by the slave. A RTL see and a removed plan of AMBA ASB APB module at framework on chip level appeared in result segment. Higher outline complexities of So Cs structures bring the power utilization into picture. The different power parts contribute in the power utilizations are separated by the power reports. Thus, control reports produce a superior comprehension of the power use to the originators. There are timekeepers add up to control which devours of 0.66 m W, progressive system add up to control which expends of 1.05 m W, order add up to legitimate power which devours of 0.30 m W and pecking order add up to flag control which devours of 0.74 m W controls in the proposed plan.




Figure 2.1: Design flowchart

Kiran Rawat et al. introduced [6] one of AMBA (Advanced Microcontroller Bus Architecture) known as AMBA APB (Advanced Peripheral Bus) which gives least power utilization and low transmission capacity. For this, an APB Extension with Reset Controller configuration has been executed in Verilog dialect. Reset controller presents a reset flag BnRES and Power-on Reset (PO Reset) conditions so that propagation of Meta stable qualities can be dispensed and glitches can maintain a strategic distance. Power report demonstrates that the different power segments contribute in the power utilization by APB connect design. As the consequence, extension under PO Reset conditions, On-chip add up to control utilization is 9.52%, Chain of command control utilization is 29.12% and dynamic supply control utilization is 28.89% not as much as Scaffold under no PO Reset conditions. Subsequently, Scaffold can give productive use of intensity when it is planned under Power-on Reset conditions. The procedure embraced for this is Verilog dialect which is utilized to outline limited state machine models and test seats. For displaying and reproduction of APB Extension and Reset Controller, Model Sim Rendition 10.3 is utilized. Xilinx-ISE outline suite, form 13.4 is utilized for combination and power reports.

Kiran Rawat et al. proposed [7] the fundamental test for building a plan not just to outline but to organized and synthesize RTL code to plan vitality and streamlined in control utilization. The point of the author is to actualize AMBAAPB (Advanced Microcontroller Bus Architecture) extension with effective organization of framework assets. For this, reproduction and synthesization of the span interface is outlined which can give least power utilization and low data transfer capacity between AMBA fast ASB and low speed APB transports. Clock skew is presented when the distinction is created between the entry times of clock flag. There are ways to deal with limit clock skew is swell counter and to utilize three pieces up or down counter approach. APB Scaffold with clock skew minimization method is executed in the paper utilizing verilog HDL. For the renovation reason, Model Sim Form 10.3 has been utilized. For the synthesization reason, plan usage synopsis and power points of interest Xilinx-ISE outline suite, adaptation 13.4 has been utilized. Power report is presented for growing better comprehension in any framework. The power report gives the power utilization synopsis. Henceforth, the aggregate timekeepers control utilization is of 0.39 m W, add up to chain of command control utilization of 0.57 m W and aggregate on chip consistent power utilization of 0.113 W have been extricated from Xilinx X Power analyzer device when APB connect is planned under the proposed configuration approach.

Jasmine Chhikara et al. proposed [8] the unit which comprises of smaller practical squares called subsystems or module. For successful working of the framework these modules should be in a state of harmony with each other and offer re-sources. Issue begins when one subsystem takes various conventions as others. Every module has its diverse piece rate or baud rate of information exchange which can be either non concurrent or synchronous. The author also depicts how to exchange the information starting with one convention then onto the next convention. It abuses the adaptable conventions of I2C which makes it perfect with APB AMBA convention. The proposed engineering is an extension between I2C Master and APB slave and can exchange information from I2C bolstered module to APB upheld module. The information goes from a serial transport (I2C) to parallel transport (APB) to serial (I2C) in a state of harmony with the particular area clock. This gives a bidirectional interface between I2C bolstered module and APB upheld module.

Ashutosh Gupta et al. proposed [9] the framework which utilizes on-chip portrayal for superior implanted microcontrollers. This gives a physical outline of execution of AMBA advanced system bus (ASB) and advanced peripheral bus (APB) connect module. Further, three piece swell counter has been utilized to limit the clock skew. For demonstrating and reenactment, Model Sim Form 10.3 is utilized and furthermore test seats are intended for this reason. Xilinx-ISE plan suite is utilized to remove union and usage rundown, RTL Compiler is used for the amalgamation and experience Advanced execution framework is utilized for the physical plan.

Kanishka Lahiri and Anand Raghunathan introduced [11] the complex System on-chips (So Cs) which is measured in nanometer. The framework level on-chip correspondence design is increasing as a huge wellspring of intensity utilization. Supervision and reorganization is the vital segment of So C control which requires the qualities of the capacity utilization. Different power estimation and low-control outline methods have been proposed for the worldwide interconnects that frame some portion of So C correspondence models (e.g., low-swing transports, transport encoding, and so on). While compelling, they just address a constrained piece of correspondence design control utilization. A cutting edge correspondence engineering, involves few segments, for example, transport interfaces, mediators, scaffolds, decoders, and multiplexers, notwithstanding the worldwide transport lines. Relatively little research has concentrated on examining the power devour by various parts of the correspondence architecture which present a methodical assessment and investigation of the correspondence engineering (the AMBA on-chip transport),. Various design segments has its capacity utilization, and the elements on

Which they depend break down the correspondence design control into control devoured by rationale parts, (for example, mediators, decoders, transport spans), worldwide transport lines (that convey address, information, and control data), and transport interfaces. Also investigate the effect of shifting application activity qualities, and changing So C multifaceted nature, on correspondence engineering power. In light of examinations, assess the diverse procedures for diminishing the power devoured by the on-chip correspondence engineering, and look at their viability in accomplishing power reserve funds at the framework level. In expansion to quantitatively strengthening the view that on-chip correspondence is a vital focus for framework level power streamlining, our work illustrates (i) the significance of considering the correspondence engineering completely, and (ii) the open doors that exist for control lessening through watchful correspondence engineering outline

Ge Zhiwei et al. discussed [14] a novel picture on on-chip and CMOS sensor, which is applied to the APB transport. The proposed configuration demonstrates the issues related to shading picture planning and gives the differences between the proposed building and the standard picture which take care of pipeline used as a piece of cutting edge still cameras. Contemplating the gear use and power essential, this paper joins two beneficial cars white modify method to change the three self-ruling shading channels. Associated with FPGA, the proposed technique can exceptionally repair the photo idea of rough data. The results exhibit that the proposed picture gets ready and the auto white change figuring's work splendidly on FPGA change board.

L. Benini, A. Macii et al. proposed [18] the counts for encoding and decoding that will interface the method of reasoning which will confine the ordinary number of changes on strongly stacked overall transport lines at no cost in correspondence throughput (i.e., single word is transmitted at each cycle). The perceiving feature approach is that it doesn't rely upon organizer's sense, yet it thus grows low-change development codes and gear execution of encoders and decoders, given information on word-level estimations. A correct system that is suitable to low-width transports, and furthermore deduced procedures that scale well with transport width. In addition, display a flexible building that normally changes encoding to lessen advance development on transports whose word-level estimations are not known from the before.

J. Y. Chen *et al.* proposed [20] a technique that proficiently diminishes the exchanged capacitance of the transport. The power devoured by the transport can, consequently, diminished. The fundamental of the transport division is to parcel the transport into a few transport portions isolated by pass transistors. Especially transmission gadgets are situated to adjoin transport fragments, in this way, most information

Correspondence can be accomplished by exchanging a little segment of the transport sections. Accordingly, control utilization and delay are both decreased. Exploratory outcomes got by reproducing a defer display and a power show exhibit that the proposed divided transport framework decreases transport control by around 60%-70% and enhances basic transport delay by around 10%-30%.

S. Osbourne et al. [22] the genuine standard for new system on-chip (So C) plans. The vehicle tradition is astonishing; making the peripherals that has the capacity to interface the critical ensured development (IP). This demonstrates a low-control transport encoding designing which can deal with the complex moved advanced high-performance bus (AHB) tradition inside AMBA, which incorporates different burst trades. The outline is engaged for a low-control So C stage to be used as a piece of a downsized low power application domain. This will depicts the So C arrange and the vehicle encoding designing and gives an arrangement consolidated at 0.35/spl mu/m CMOS development exhibiting up to 22% power saving.

W. Fornaciari et al. introduced [24] the power utilization because of the HW/SW correspondence on framework level transports. There is a model for exchanging the movement of the on-chip and off-chip transports at the framework level has been characterized to assess the power scattering and to think about the sufficiency of intensity streamlining strategies which are building investigation of a framework configuration, concentrating on the power utilization estimation of memory correspondence. Trial comes about, directed on transport streams created by a genuine microchip and a stream generator, indicate how the variety of store parameters and the presentation of transport encoding at the diverse levels on the memory chain of command can influence the framework control dispersal. In this way, the proposed model can be adequately embraced to suitably arrange the memory pecking order and the framework transport design from the power outlook.

T. T. Ye et al. proposed [25] a structure which will check the power use on switch surfaces for creating switches. The author proposes different rationalities for switches, interior buffers and interconnects wires inside switch surface structures. Reenactments arrange the dynamic power use with bit-level exactness. Utilizing this structure, four switch surface models are impoverished down under various activity throughput and grouped measures of entry/departure ports. This structure and examination can be applied building examination for low power common system switch outlines.

M. Caldari et al. proposed [28] the particular control advanced framework because the developing

pertinence is versatile for the marketing gadgets and must be considered since the early periods of a complex Framework on-Chip outline. A few rules are accommodated the resolution of the data on control utilization in the executable model of parameterized centers, with specific regard for the AMBA AHB transport. This will give critical data for the examination and decision between distinctive plan models driven by utilitarian, timing what's more, and control limitations of the Framework on-Chip.

## CHAPTER 3

### FRAMEWORK OUTLINE AND EXECUTION

This part displays the wander depiction of Advanced Microcontroller Bus Architecture (AMBA) convention declaration.

#### 3.1 APB INTERFACE MODULE

The Advanced Peripheral Bus (APB) is a stroke of the Advanced Microcontroller Bus Architecture (AMBA) family. On an extraordinarily crucial level, it depicts the insignificant exertion that is upgraded for less power use and less multifaceted design [1]. This APB custom used to interface the less-information transmission periphery that needn't bother with the AXI tradition.

The APB has the capacity to interface with:

- AMBA Advanced High-performance Bus (AHB)
- AMBA Advanced High-performance Bus Lite (AHB-Lite)
- AMBA Advanced eXtensible Interface (AXI)
- AMBA Advanced eXtensible Interface Lite (AXI4-Lite)

The APB extension has a slave module which handles the vehicle handshake and control hail appeared in figure3.1.




Figure 3.1: AMBA APB joining outline

### 3.2 FRAMEWORK OF AMBA APB ACTIVITY

As AMBA APB does not have a great amount of alternative than AMBA AHB in light of the way that AMBA AHB is managing fast processor while AMBA APB regulates low speed processor.

The APB is portrayed in view of its limited state machine:

- State chart
- Compose trade
- Read exchange

#### 3.2.1 State chart

The state graph showed up in figure 3.2 can be used to address the development of the periphery transport.

Action of the state chart delineated the three states:

**LATENT** The misconduct situation for a fringe transport.

**DESIGN** When an exchange requests the vehicle continue into the format condition, where areas insert

an SSELx hail. The vehicle rest in design condition for one enlist cycle and move to the Enable condition on the going with move fringe of the clock.

Engage entitle in the Enable condition articulates an Approve flag. The design, make and pick standards all are settled from Configuration to Enable condition. The Engage state proceeds for at most alone enlist period and after this express the vehicle will come back to the Sit condition if no further exchanges are required.




Figure 3.2 State graph

### 3.2.2 Compose trade

The fundamental create move is showed up in figure 3.3.




Figure 3.3: Compose trade

The figure starts with the stamp, influence realities, to make wave and pick all flags behind the developing edge of the plot. The very important plot arrangement of the exchange is known as the plan arrangement. Behind running with log arrangement the support flag PENABLE is declared, and this demonstrates the Empower arrangement is going on. The exchange achieved toward the entire of this cycle.

The draw in hail, PENABLE; will be abandoned toward the total of the exchange. The select flag will likely go low, except if the exchange is speedily trailed by another exchange to relative outskirts. To lessen control utilization the address flag and the frame hail won't change after an exchange until the moment that the minute that the going with get to happens. The custom just requires a perfect change on the draw in hail. It is conceivable that in the event of successive exchanges the select and makes signs may blame.

### 3.2.3 Read exchange

Figure 3.4 demonstrates a read exchange.




Figure 3.4: Read exchange

The arrangement of the check, shape, pick and choose signs are the most concerning for make exchange. As a result of an unravel, the casualty should give the data to the Empower cycle. The data is checked on the developing edge of time toward the entire of the Empower arrangement.

### 3.3 AMBA APB PARTS

The running with documentation is utilized for the masterminding structure:

- $T_{is}$ - embed framework setup
- $T_{ih}$ - embed grasp setup
- $T_{ov}$ - yield huge setup
- $T_{oh}$ - yield holds setup

### 3.4 AMBA APB SIGNS

The APB motion is depicted with the join as "S" image to detach with different signs appeared in table 3.1.

Table 3.1 APB flag portrayals

Flag	Source	Portrayal
SCLK	Log inception	Log. The developing edges of SCLK all exchanges on the APB.
SRESETn	System transport indistinguishable	Cutoff. As far as possible banner is dynamic less. This banner is generally related to the system transport constrain hail.
SADDR	APB connect	Name. This is the APB mark transport. It can be up to 32 bits wide and is work by the periphery transport associate unit.
SPROT	APB connect	Protection composes. This flag demonstrates the typical, special, or secure assurance level of the exchange and tells whether the transaction is an Information gets to or a direction gets to.
SSELx	APB connect	Pick. The APB associate part makes the banner to each periphery transport grub. It demonstrates that the grub device is picked a data trade which is required. There is a SSEL x movement for each grub.
SENABLE	APB connect	Empower. This banner shows the following and coming arrangement of an APB trade.
SWRITE	APB connect	Instruction. This banner shows an APB make get to when high and an APB read get to when low.
SWDATA	APB connect	Enlist data. The vehicles are work by the periphery transport interface unit and create arrangement when SWRITE is high. The vehicle can be up to 32 bits wide.

SSTRB	APB connect	Enlist log. The banner shows which byte ways to upgrade and a make trade. There is one form log for every eight bits of the make data transport. Subsequently, SSTRB[n] relates to SWDATA [(8n+7) :( 8n)]. Create log must not be dynamic and a translate trade.
SREADY	Grub joining	Arranged. Grub uses this banner to extend an APB trade.
SRDATA	Grub joining	Translate data. They picked grub work for this medium and decode cycles when SWRITE is low. This medium can be up to 32-bits wide.

### 3.4.1 Information transports

The APB tradition has two self-ruling data transports; one for read data and for creates data. This data transport is 32-bit wide. Since transports don't have their own particular individual handshake signals. It isn't possible for data trades to occur on the two transports meanwhile.

## 3.5 APB ASSOCIATE

The APB interface is the basic transport master on the AMBA APB.

### 3.5.1 Interface layout

Figure 3.5 exhibits the APB hail interfaces of an APB associate.




Figure 3.5 APB connect interface chart

### 3.5.2 APB associate portrayal

The platform unit basically trades the structure transport into APB and plays with limits:

- Check it fast and catch it extensively through the exchange.
- Decrypt the test and conveys a border select, SSELX. Just a singular select standard can be dynamic amongst an exchange.
- Operate the data onto the APB for exchange.
- Operate the APB data onto the structure transport for a translate exchange.
- Deliver an orchestrating log, SENABLE, for the exchange.

### 3.5.3 Schedule graphs

The outline parameters for an APB associate are showed up in figure 3.6.




Figure 3.6: APB connect exchange

### 3.5.4 Planning parameters

The arranging parameters related to an APB associate are given in table 3.2 for admission banners and figure 3.3 for a yield signals.

Table 3.2 APB Expansion admission frameworks

Framework	Portrayal
$T_{ckl}$	SCLK less minute
$T_{ckh}$	SCLK high time
$T_{isnres}$	SRESETn de-pronounced format to expanding SCLK
$T_{ihnres}$	SRESETn de-pronounced catch resulting to developing SCLK

$T_{ihprd}$	For read exchanges, SRDATA catch in the wake of SCLK
-------------	--

Table 3.4 APB Scaffold yield framework

Framework	Portrayal
$T_{ovpen}$	SENABLE substantial in the wake of rising SCLK
$T_{ohpen}$	SENABLE hold subsequent to rising SCLK
$T_{ovpsel}$	SSEL substantial in the wake of rising SCLK
$T_{ohpsel}$	SSEL hold subsequent to rising SCLK
$T_{ovpa}$	SADDR substantial in the wake of rising SCLK
$T_{ohpa}$	SADDR hold subsequent to rising SCLK
$T_{ovpw}$	SWRITE substantial in the wake of rising SCLK
$T_{ohpw}$	SWRITE hold subsequent to rising SCLK
$T_{ovpwd}$	For compose exchanges, SWDATA substantial in the wake of rising SCLK
$T_{ohpwd}$	For compose exchanges, SWDATA hold subsequent to rising SCLK

### 3.6 APB BOUND

APB bound has a basic, yet adaptable, joining. The correct execution of the joining will be dependent on the plan style utilized and a wide range of choices are possible.

#### 3.6.1 Joining graph

Figure 3.7 demonstrates the flag joining of an APB bound.




Figure 3.7: APB bound joining depiction

#### 3.6.2 APB bound portrayal

The APB bound joining is very pliable.

For a compose, exchange the information can be hooked at the accompanying focuses:

- On either growing edge of SCLK, when SSEL is high
- On the growing edge of SENABLE, when SSEL is high.

The select flag SSEL x, the address SADDR and the compose flag SWRITE can be combined to figure out the compose task. For read exchanges, the information can be driven on to the information transport when

SWRITE is low and both SSEL x and SENABLE are high. While SADDR is utilized to figure out which enlist should be perused.

### 3.6.3 Timing outlines

The planning parameters identified with an entrance to an APB transport prisoner are appeared in Figure 3.8.




Figure 3.8: APB hostage exchange

### 3.6.4 Planning parameters

The arranging parameters related to an APB hostage are given in Table 3.4 for consumption hails moreover, Table 3.5 for yield banners.

Table 3.4 APB prisoner consumption frameworks

Systems	Portrayal
$T_{\text{ckl}}$	SCLK short hour
$T_{\text{ckh}}$	SCLK high time
$T_{\text{isnres}}$	SRESETn de-declared setup to rising SCLK
$T_{\text{isnres}}$	SRESETn de-declared setup to rising SCLK
$T_{\text{ihnres}}$	SRESET n de-declared hold in the wake of falling SCLK
$T_{\text{ispen}}$	SENABLE setup to rising SCLK
$T_{\text{ihpen}}$	SENABLE hold in the wake of rising SCLK
$T_{\text{ispsel}}$	SSEL setup to rising SCLK
$T_{\text{ihpsel}}$	SSEL hold in the wake of rising SCLK
$T_{\text{ispa}}$	SADDR setup to rising SCLK
$T_{\text{ihpa}}$	SADDR hold in the wake of rising SCLK
$T_{\text{ispw}}$	SWRITE setup to rising SCLK
$T_{\text{ihpw}}$	SWRITE hold in the wake of rising SCLK
$T_{\text{ispwd}}$	For compose exchanges, SWDATA setup to rising SCLK
$T_{\text{ihpwd}}$	For write exchanges, SWDATA hold in the wake of rising SCLK

Table 3.5 APB hostage yield systems

System	Portrayal
$T_{ovprd}$	For decipher trades, SRDATA honest to goodness in the wake of rising PCLK
$T_{ohprd}$	For decipher exchanges, SRDATA hold in the wake of rising PCLK

# CHAPTER 4

## SIMULATION RESULTS AND ANALYSIS

This chapter presents the simulation platform and the testing methodology used for implementing the interconnect bus architecture. For recreation, the Xilinx ISE 13.4 diagram suite and Model Sim 6.3f test framework is used.

### 4.1 RECREATION DEVICES UTILIZED FOR VERIFICATION

AMBA APB joining component operate Xilinx ISE 13.4 framework suite and Model Sim 6.3f test framework.

#### 4.1.1 Xilinx Venture Pilot

Xilinx ISE structure contains action of tasks to get, emulate and realize plots in a FPGA device. Here Xilinx is used to join the arrangement.




Figure 4.1: Screen capture of Xilinx Undertaking Pilot Window

Figure 4.1 shows the task that includes device bar, sources window, frames gap, counter and comfortable window.

### 4.1.2 Model Sim simulation




Figure 4.2: Screen capture of the Model Sim simulation

Figure 4.2 shows APB simple write Sim test system which is utilized as a part of Electronic Design Automation (EDA) industry. This apparatus supports various dialects, for example, VHDL, Verilog, and System C and so forth. It arranges the code, checks the punctuation and gives the waveform as per the info esteems. This instrument is likewise used to play out the practical checking of the outline.

## 4.2 EXAMINATION

Examination is known to insist the structure. The test can be separated into three territories: outline, execution and estimation. The most extreme question in the plan is not to find out the lifts yet

moreover to predict the response.

The exceptional examination measures are:

- **Elementary examination:** In piece test, fragment of programming can be combined, connected and stacked. This estimation is finished utilizing Model Sim 6.3f test system.
- **Unification estimation:** Trade off test is utilized to join all the free modules. However, it is utilizing Model Sim test structure.
- **System estimation:** Whole framework is based on necessities. It is a kind of black box testing.

Such structure gets in a contact to limit AMBA APB situation without keeping the handiness and accomplish little measure of power utilized as a part of past work. AMBA APB is controlling the device accessible in Xilinx ISE 13.4 game plan suite. The course of action of AMBA joining module utilizing Model Sim 6.3f test system gadget. Such spread is done before framing the test seat of the number of modules.

### **4.3 AMBA APB INTERFACE MODULE RECREATION**

AMBA APB is utilizing the device open in Xilinx ISE 13.4 outline suite. The blend depict in figure 4.3 shows the spot contraption use.

<b>Project File:</b>	final_demo.xise	<b>Parser Errors:</b>	No Errors
<b>Module Name:</b>	apb2ahb	<b>Implementation State:</b>	Synthesized
<b>Target Device:</b>	xc5vlx110t-1ff1136	• <b>Errors:</b>	No Errors
<b>Product Version:</b>	ISE 13.4	• <b>Warnings:</b>	<a href="#">6 Warnings (6 new)</a>
<b>Design Goal:</b>	Balanced	• <b>Routing Results:</b>	
<b>Design Strategy:</b>	<a href="#">Xilinx Default (unlocked)</a>	• <b>Timing Constraints:</b>	
<b>Environment:</b>	<a href="#">System Settings</a>	• <b>Final Timing Score:</b>	

Device Utilization Summary (estimated values)			
Logic Utilization	Used	Available	Utilization
Number of Slice Registers	41	69120	0%
Number of Slice LUTs	56	69120	0%
Number of fully used LUT-FF pairs	39	58	67%
Number of bonded IOBs	282	640	44%
Number of BUFG/BUFGCTRLs	1	32	3%

Figure 4.3: Synthesis report of AMBA APB segment

#### 4.4 SIMULATION WAVEFORM OF AMBA APB

Simulation waveform utilizing Model Sim 6.3f test structure is as shown in figure 4.4. In this set up, the APB Platform works as master while AHB segment works as a slave. The yields signals are given to look after the investigation and make arrangement.




Figure 4.4: Reenactment wave of AMBA APB

#### 4.5 STATIC ARRANGING AND POWER EXAMINATION

The power examination is utilizing the steady setup mechanism of Xilinx ISE 13.4 diagram suite. This expert instrument is utilized for the potential estimate of the game plan. The game plan is mixed with the - 1 speed study influences a masterminding to report as 0.341ns is the net slack and 2.923 is the reason deferment and show surrender is 3.264ns.




Figure 4.5: Power investigation of AMBA interface module

The potential add to the FPGA is 1.043W and supply voltage is 2.5 V. the dynamic potential dispersal is 1Mw gotten by the Xilinx scanner instrument appeared in figure 4.5.

## **CHAPTER 5**

### **CONCLUSION AND FUTURE SCOPE**

The rate of information flow between the various IP cores of system on chip (SOC) has emerged as a dominant component in defining the overall speed of operation of the system. AMBA bus has turned up as a viable solution for high performance communication. However, such an approach utilizes very high power which reduces the critical battery life. Power reduction without sacrificing much of performance has turned up as an important objective in communication bus designing. In the proposed research work, a solution to the above said problem is presented in the form of a low power AMBA APB expansion. It reduces the power by reducing the complexity of the finite state machine (FSM) used in realization of advanced peripheral bus (APB) . It was found that this smaller power will add to the few transmission restrict which will reduce interface multifaceted outline. Power examination is finished utilizing Xilinx ISE 13.4 graph escort.

Future scope of improvisation may include the usage of other power minimization techniques to reduce the power utilization of the bus architecture.

## REFERENCES

1. “AMBA Specification (Rev 2.0)”, available at <http://www.arm.com>.
2. ARM. “AMBA Open Specifications” <http://www.arm.com/products/system-ip/amba/amba-open-specifications.php>.
3. “AdvancedMicrocontrollerBusArchitecture (AMBA)”[http://en.wikipedia.org/wiki/Advanced\\_MicrocontrollerBus\\_Architecture](http://en.wikipedia.org/wiki/Advanced_MicrocontrollerBus_Architecture).
4. Kiran Rawat *et al.* (2015). “RTL Implementation for AMBA ASB APB Protocol at System on Chip Level” *2<sup>nd</sup> International Conference on Signal Processing and Integrated Networks (SPIN)*, pp. 927-930.
5. Yasemin M. Akay *et al.* (2009). “Hippocampal gamma Oscillations in Rats” *IEEE Engineering in Medicine and Biology Magazine*, vol. 28, pp. 92-95.
6. Kiran Rawat *et al.* (2014). “Design of AMBA APB Bridge with Reset Controller for Efficient Power Consumption” *9<sup>th</sup> International Conference on Industrial and Information Systems (ICIIS)*, pp.1-5.
7. Kiran Rawat *et al.* (2015). “Implementation of AMBA APB Bridge with Efficient Deployment of System Resources” *International Conference on Computer, Communication and Control (IC4)*, pp. 1-4.
8. Jasmine Chhikara *et al.* (2015). “Implementing Communication Bridge between 12C and APB” *IEEE International Conference on Computational Intelligence & Communication Technology*, pp. 235-238.
9. Ashutosh Gupta *et al.* (2016). “Physical Design Implementation of 32-bit AMBA ASB APB module with improved performance” *International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT)*, pp. 3121-3124.

10. Raed M. Salih and Laszek T. Lilien (2015). "Protecting Users' Privacy in Healthcare Cloud Computing with APB-TTP" *IEEE International Conference on Pervasive Computing and Communication Workshops (Per Com Workshops)*, pp. 236-238.
11. Kanishka Lahiri and Anand Raghunathan (2004). "Power Analysis of System-Level On-Chip Communication Architectures" *International Conference on Hardware/Software Codesign and System Synthesis*, pp. 236-241.
12. Roopa M. *et al.* (2013) "UART Controller as AMBA APB Slave" *National Conference on Challenges in Research & Technology in the Coming Decades*, pp. 1-6.
13. Chenghai Ma *et al.* (2011) "Design and Implementation of APB Bridge based on AMBA 4.0" *International Conference on Consumer Electronics, Communications and Networks (CECNet)*, pp. 193-196.
14. Ge Zhiwei *et al.* (2009). "Design of On-chip Image Processing Based on APB Bus with CMOS Image Sensor" *IEEE 8<sup>th</sup> International Conference on ASIC*, pp. 963-966.
15. Miss. Dhage Naiyna Kashinath and Prof. S.I. Nipanikar (2015). "AMBA Bus with Multiple Masters Using VLSI" *IJEDR*, vol. 3, pp. 97-102.
16. P. P. Sotiriadis and A. P. Chandrakasan (2002). "A Bus Energy Model for Deep Submicron Technology," *IEEE Trans. VLSI Systems*, vol. 10, pp. 341–350.
17. M. R. Stan and W. P. Burleson (1995). "Bus Invert Coding for Low Power I/O," *IEEE Trans. VLSI Systems*, vol. 3, pp. 49–58.
18. L. Benini, A. Macii *et al.* (2000). "Architectures and Synthesis Algorithms for Power-efficient Bus Interfaces," *IEEE Trans. Computer-Aided Design*, vol. 19, pp. 969–980.

19. C.-T. Hsieh and M. Pedram (2002). "Architectural Power Optimization by Bus Splitting," *IEEE Trans. Computer-Aided Design*, vol. 21, pp. 408–414.
20. J. Y. Chen *et al.* (1999). "Segmented Bus Design for Low Power," *IEEE Trans. VLSI Systems*, vol. 7, pp. 25–29.
21. T. Lv *et al.* (2003). "A Dictionary-based En/decoding Scheme for Low-power Data buses," *IEEE Trans. VLSI Systems*, vol. 11, pp. 943–951.
22. S. Osbourne *et al.* (2002). "Bus Encoding Architecture for Low-power Implementation of an AMBA-based So C Platform," in *Proc. IEE*, pp. 152–156.
23. T. D. Givargis *et al.* (2001). "Evaluating Power Consumption of Parameterized Cache and Bus Architectures in System-on-a-Chip Designs," *IEEE Trans. VLSI Systems*, vol. 9, pp. 500–508.
24. W. Fornaciari *et al.* (1999). "Power Estimation for Architectural Exploration of HW/SW Communication on System-Level Buses," in *Proc. Int. Symp. On HW/SW Codesign*, pp. 152–256.
25. T. T. Ye *et al.* (2002). "Analysis of Power Consumption on Switch Fabrics in Network Routers," in *Proc. Design Automation Conf.*, pp. 524–529.
26. H. Wang, X. Zhu *et al.* (2002). "Orion: A Power-Performance Simulator for Interconnection Networks," in *Int. Symp. On Microarchitecture*, pp. 294–305.
27. J. Hu and R. Marculescu (2004). "Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular No C Architectures," in *Proc. Design Automation & Test Europe (DATE) Conf.*.
28. M. Caldari *et al.* (2003). "System-Level Power Analysis Methodology Applied to the AMBA AHB Bus [So C Applications]," in *Proc. Design Automation & Test Europe (DATE) Conf.*, pp. 32–37.



