

Design of Signal Interpreted Petri net Based Sequential Controlled Batch plant

A thesis

*Submitted in the partial fulfillment of the requirements
for the award of degree of*

**Master of Engineering
in
Electronic Instrumentation & Control Engineering
to
Thapar University
Patiala**



Submitted by
Ruchi Rashmi
Roll No: 80751018

Under Esteemed Guidance of
DR. MANDEEP SINGH
Assistant professor

**Electrical and Instrumentation Engineering Department
THAPAR UNIVERSITY
PATIALA (PUNJAB) -147004
JUNE 2009**

CERTIFICATE

This is to certify that my work presented in this thesis entitled "**Design of Signal Interpreted Petri net Based Sequential Controlled Batch plant**" submitted in partial fulfillment of the requirement for the award of the degree of **Master of Engineering in Electronic Instrumentation and Control Engineering** at **Thapar University, Patiala**, is an original record under supervision and guidance of **Dr. Mandeep Singh (Asst. professor)**.

The matter embodied in this report has not been submitted anywhere for the award of any degree.

Date: 18/06/09


(Ruchi Rashmi)

Roll No - 80751018

It is certified that the above statement made by the student is correct to the best of our knowledge and belief.


(Dr. Mandeep Singh)

Assistant Professor, EIED


(Supervisor)

Thapar University, Patiala


(Dr. Smarajit Ghosh)

Professor & Head, EIED

Thapar University, Patiala


(Dr. R. K. Sharma)

Dean of Academic Affairs

Thapar University, Patiala

ACKNOWLEDGEMENT

First of all I would like to thank the Almighty, who bestowed self-confidence, ability and strength in me to complete this work. Without his grace this would never come to be today's reality. My greatest thanks are to my parents who bestowed ability and strength in me to complete this work. I am deeply indebted to my parents and friends specially to Ankit Sharma for their inspiration and ever encouraging moral support, which enabled me to pursue my studies.

This work would not have been possible without the encouragement and able guidance of my supervisor, **Dr. Mandeep Singh**. Their enthusiasm and optimism made this experience both rewarding and enjoyable. Most of the novel ideas and solutions found in this thesis are the result of our numerous stimulating discussions. Their feedback and editorial comments were also invaluable for the writing of this thesis.

I am very thankful to the Head of the Department of Electronic & Instrumentation Engineering, Thapar University, Patiala, **Dr. Smarajit Ghosh**, for his encouragement, support and for providing the facilities for the completion of this report

I am grateful to **Dr. R.K. Sharma**, Dean of Academic Affair for his constant encouragement that was of great importance in the completion of the thesis.

I extend my thanks to **Dr. K.K. Raina**, Deputy Director, **Dr. Abhijit Mukherjee**, Director, Thapar University for their valuable support that made me consistent performer.

I am also thankful to all the staff members of the Department for their full cooperation and help.

Place: TU, Patiala

Date: 18/06/09

Ruchi Rashmi
(Ruchi Rashmi)

ABSTRACT

Traditionally batch control is one of the most difficult and complex control system for implementation since it includes basic regulatory as well as logic control operating under supervisory recipe-based sequential control. In order to enhance the reliability and reusability and to enable fast reconfiguration of batch plants, a new approach for sequential control at the supervisory level is proposed in this thesis. Classical continuous Control Theory has strong mathematical foundations and purely formal design approaches. Logic controller development is closer to software development, in the sense that a special algorithm has to be developed for every new problem.

However, Computer Science offers a variety of formal methods that help to avoid errors in the software development process and allow checking and evaluating the resulting algorithms. In this thesis, concepts from Discrete Event Control Theory and Software Engineering are combined to a formal development approach for logic controllers to be used in the sequential controlled batch plant. Based on Signal interpreted Petri Nets the complete controller development process from an informal specification to the final implementation on a programmable logic controller is discussed. This process includes the steps of design, verification, validation, evaluation (measurement of quality), and implementation. Special emphasis is put on the evaluation step that is new to logic controller development.

A new approach for sequential control at the supervisory level of a batch plant is suggested here. This approach is based on the modular methodology of ANSI/ISA-S88 standard and uses Signal Interpreted Petri Nets (SIPN) and their extensions as a formal modeling and verification technique in order to enhance the reliability of the developed control system. The development of sequential control at the supervisory level of a batch plant for derivation of purified terpens is used to illustrate the approach.

TABLE OF CONTENTS

<i>Contents</i>	<i>PAGE NO.</i>
Certificate	i
Acknowledgement	ii
Abstract	iii
Table of Contents	iv
List of Figures	ix
List of Tables	xii
List of Abbreviations	xiii
Chapter 1: Introduction	1
1.1 Introduction to Petri nets	
1.1.1 FSA (Finite state automata)	1
1.1.2 History of Petri nets	3
1.2 Petri net and its element	3
1.2.1 Definition of Petri net	3
1.2.2 Roles of token, place and transition	4
1.2.2.1 Role of token	4
1.2.2.2 Role of a place	5
1.2.2.3 Role of a transition	5
1.3 Working of Petri net	5
1.3.1 Marking in Petri net	5
1.3.2 Firing of Petri net	6
1.3.2.1 Source and sink transition	6

1.3.2.2 Pure and ordinary Petri net	6
1.3.2.3 Infinite and Finite capacity nets	7
1.3.2.4 Improper transitions	8
1.3.3 Development of matrix framework based on Petri net theory	8
1.4 Modeling using Petri nets	10
1.4.1 Event based	10
1.4.1.1. Sequential Execution	10
1.4.1.2. Synchronization	10
1.4.1.3 Conflict	10
1.4.1.4. Concurrency	11
1.5 Modeling circuit based elements	13
1.5.1 AND-element	13
1.5.2 Merge or XOR	13
1.5.3 Toggle	14
1.5.4 Inverter	14
1.5.5 OR	14
1.6 Combination of event and circuit	15
1.6.1 Parallelism: AND-split	15
1.6.2 Parallelism: AND-join	15
1.6.3 XOR-split	15
1.6.4 XOR-join	15
1.6.5 XOR-join before XOR-split	16
1.7 Capacity constraints	16
1.7.1 Feedback loop	16
1.7.2 Capacity constraints: mutual exclusion	16
1.7.3 Capacity constraints: alternating	17
1.8 Petri Nets Advantages	18
1.9 Extended Petri Nets	19
1.9.1 Extension with Color	20
1.9.2 Extension with Time	21
1.9.3 Extension with Hierarchy	22

1.10 Condition/event net	24
1.11 SIPN approach with Petri net	24
1.12 Overview of the chapters	25
Chapter 2 Signal Interpreted Petri Nets	27
2.1 Formal Definition	27
2.1.1 Principles of SIPN	28
2.1.1.1 Locality	28
2.1.1.2 Marking State Equality	28
2.1.1.3 State Output Mapping (Moore Property)	28
2.1.1.4 Feedback-Freeness	29
2.1.1.5 Dynamic Behavior of an SIPN	29
2.2 SIPN Definition	31
2.2.1 Symbol and their Meaning at one state (one time)	31
2.2.2 Symbol Meaning at several state (several times)	32
2.3 Reachability in SIPN	35
2.3.1 Reachability Set and Reachability Graph of Petrinet	35
2.3.2 Reachability Set and Reachability Graph of an SIPN	35
2.3.2.1 Possible Output Ω_N of an SIPN	36
2.4 Augmented Reachability Graph and Set of PN(SIPN)	38
2.4.1 Firing conditions	39
2.5 Dynamic Synchronization (DS)	41
2.6 Basic Petri Net Properties and their Adaptation to SIPN	43
2.6.1 Conflict	43
2.6.2 Contact	43
2.6.3 Safety	44
2.6.4 Deadlock	44
2.6.5 Liveness	44
2.6.7 Reversibility	44
2.7 Petri Net Properties of SIPN	46
2.8 Analysis on the Reachability Graph of the Petri Net	46

2.8.1 SIPN without strong DS (weak DS is allowed)	47
2.8.2 SIPN with strong DS	48
2.9 Additional SIPN Properties	49
2.10 Analysis based on the Reachability Graph of the SIPN	50
2.11 A Note on Algebraic Analysis	51
Chapter 3 Review of Literature	52
Chapter 4 Turpentine Batch Control with SIPN	61
4.1 Turpentine Processing	61
4.2 Problem Definition and Proposed Solution	63
4.3 Basics of the Proposed Approach	63
4.4 Case Study	64
4.4.1 Short Technological Description	65
4.5 Design of an SIPN Based Sequential Controlled Batch Plant	68
4.5.1 The SIPN Editor	68
4.5.2 Definition of the Input And Output Signals	68
4.5.3 Drawing an SIPN	70
4.5.3.1 Structure of the Net	70
4.5.3.2 Timers	70
4.5.3.3 Hierarchical SIPN	71
4.5.4 Association with firing conditions and actions	71
4.5.5 Saving of SIPN	72
4.5.6 Generation of Instruction List code	73
4.5.7 Generation of Input Code for the Model Checker SMV	73
4.6 Designed Model	74
4.6.1 The Operating Phase	74
4.6.2 Informal requirement specifications for start-up	75
4.6.3 Column Vacuum Creation and Control	76
4.6.4 Finishing of start Up mode	77
4.7 Conclusion of SIPN Model for Start-Up	78

4.8 Simulation of an SIPN using the Software OpenPCS	79
4.8.1 Creation of a New Project	79
4.8.2 Configuration of OpenPCS	79
4.9 Configuration of the SIPN Editor	80
Chapter 5 Result and Discussion	83
5.1 Operation during transitions batch operation	83
5.1.1 Batch operation	83
5.1.2 Semi-Batch operation	83
5.2 Operation during transitions (considering all situations)	85
5.3 SIPN analysis	86
5.3.1 Petri net derived Sign properties	86
5.3.1.1 Safety	86
5.3.1.2 Liveness	87
5.3.1.3 Reversibility	87
5.3.1.4 Transparency	87
5.3.2 Specific properties of SIPN	88
5.3.2.1 Determinism	88
5.3.2.2 Termination	88
5.3.2.3 Output-Correctness	88
5.3.2.4 Input-Dependence	88
5.4 Hierarchical SIPN	88
5.5 Standard properties of an SIPN	89
5.6 Experience with the SIPN approach	90
5.7 SIPN and PLC	90
5.7.1 Specification for start up	90
Conclusion	93
Scope for Future Work	94
References	95

LIST OF FIGURES

Figure	Figure Name	Page No.
1.1	Moore FSA	2
1.2	Measly FSA	2
1.3	water molecule	7
1.4	Improper transition1	7
1.5	Improper transition 2	7
1.6	Petri net model	8
1.7	Producer consumer representation	9
1.8	Sequential execution	10
1.9	Synchronization	10
1.10	Conflict	10
1.11	Conflict with probability	11
1.12	Concurrency	11
1.13	Concurrency with Confusion	12
1.14	AND	13
1.15	XOR	13
1.16	Toggle	14
1.17	Inverter	14
1.18	OR	14
1.19	AND split	15
1.20	AND join	15
1.21	XOR split	15
1.22	XOR join	15
1.23	XOR join before XOR split (feedback)	16
1.24	XOR join before XOR split (w'out feedback)	16
1.25	Feed back loop	16
1.26	Mutual exclusion	17
1.27	Alternating	17
2.1	Flow chart of firing process	31
2.2	PN with binary marking and r. graph as P/T-Net and as C/E-Net.	36

2.3	SIPN with its Reachability graph	37
2.4	Augmented reachability graph of the underlying PN	38
2.5	Generating RG_{SIPN} from $RG_{PN(SIPN)}$.	40
2.6	Example of SIPN with aRGPN(SIPN) and RGSIPN	40
2.7	Strong concurrent DS	42
2.8	Strong Sequential DS	42
2.9	Examples of conflicts in Petri Nets	43
2.10	Examples of contacts in C/E-Nets and safety in P/T-Nets	43
2.11	Four deadlock-free PN	45
2.12	neither live nor reversible SIPN	49
4.1	Turpentine industry	61
4.2	Block diagram at supervisory level	64
4.3	P&I diagram of turpentine Industry	65
4.4	Timmer	70
4.5	Place properties	71
4.6	Transition properties	72
4.7	Saving of SIPN design	72
4.8	IL code	73
4.9	SMV code	74
4.10	Operating phase	75
4.11	Start up with SIPN	76
4.12	Vacuum creation and control	77
4.13	Finishing of start Up mode	78
4.14	Resource configuration	79
4.15	Insertion of a new task	80
4.16	Configuration of the SIPN Editor	80
4.17	Smart PLC panel	81
5.1	Batch operation	83
5.2	Semi-Batch operation	83
5.3	Heating and cooling in plant	84
5.4	Storage capacity	84

5.5	Operation during transition	85
5.6	Hierarchy	89
5.7	Start up process using PLC	91

LIST OF TABLES

Table	Title	Page
Table 1.1	Basic elements of Petri nets.	4
Table 1.2	Basic representations in matrix	9
Table 1.3	Comparison between PN and HLPN	23
Table 2.1	Product of output signals over the set $\{0, 1, -, c\}$	31
Table 2.2	Sum of output signals over the set $\{0, 1, -, c, c-, d, d-\}$	32
Table 2.3	Meaning of the symbols used in the signal algebra	34
Table 2.4	Relation of properties in the SIPN and the underlying PN	47
Table 4.1	Input and Output of plant	67

LIST OF ABBREVIATIONS

- SIPN Signal interpreted Petri net
- PN Petri net
- FS Finite state automata
- PhD Doctor of philosophy
- M_0 Initial marking
- $M(p)$ No of tokens in place
- 3D Three-Dimensional
- AD Anisotropic Diffusion
- TF Transition function
- OF Output function
- FSM Finite state machine
- P Place
- T Transition
- W Weight
- σ Firing sequence
- E Events
- CP Circuit Petri net
- STG Signal transition graph
- LBMP Level based modeled Petri net
- HLPNS High level Petri nets
- TPN Time Petri net
- SFC Signal flow chart
- RG Reachability Graph
- RC Reachability chart
- DS Dynamic synchronization
- C/E Condition and event
- GTS General Transition system
- BDD Body Decision Diagram

- IL Instruction list
- PLC Programmable Logic control