

Modeling of Drain Current for Lightly Doped Symmetrical Double Gate MOSFET Including Short Channel Effects

Dissertation

Submitted in the partial fulfillment of the requirements for the award of the degree

Of

MASTER OF TECHNOLOGY

In

VLSI DESIGN

Submitted by

Mini Bhartia

601261018

Under the Guidance of:

Mr. Arun Kumar Chatterjee

Assistant Professor



**THAPAR INSTITUTE OF ENGINEERING AND
TECHNOLOGY PATIALA – 147004 (INDIA)**

June, 2014

CANDIDATE DECLARATION

I do hereby declare that the work presented in this dissertation entitled "**Modeling of Drain Current for Lightly Doped Symmetrical Double Gate MOSFET Including Short Channel Effects**", submitted in the partial fulfillment of the degree of Masters of Technology (VLSI Design), at the Electronics and Communication Department of Thapar University, Patiala, is an authentic record of my original work carried out under the guidance of **Mr. Arun Kumar Chatterjee, Assistant Professor, ECED** due acknowledgements have been made in the text of the thesis to all other material used. This thesis work was done in full compliance with the requirements and constraints of the prescribed curriculum and has not been submitted in any other University/Institute for the award of any other degree.

Place: Patiala
Date: 11/07/2014

Mini Bhartia ..
Mini Bhartia
Roll. No. 60126101

CERTIFICATE FROM SUPERVISOR

I do hereby recommend that the dissertation work prepared under my supervision by **Mini Bhartia** titled "**Modeling of Drain Current for Lightly Doped Symmetrical Double Gate MOSFET Including Short Channel Effects**", be accepted in the partial fulfillment of requirements of the degree of Master of Technology in VLSI Design

Date: 11/07/2014
Place: Patiala

Arun Kumar Chatterjee
Mr. Arun Kumar Chatterjee
Supervisor, TIET

Countersigned by

Dean (A) _____

HOD (ECED) _____

ACKNOWLEDGEMENT

I take this opportunity to express my profound sense of gratitude and respect to all those who helped me through the duration of this thesis. I acknowledge with gratitude and humility my indebtedness to **Mr. Arun Kumar Chatterjee, Assistant Professor**, Electronics and Communication Engineering Department, Thapar University, Patiala, under whose guidance I had the privilege to complete this thesis. I wish to express my deep gratitude towards him for providing individual guidance and support throughout the thesis work.

I convey my sincere thanks to **Head of the Department, Dr. Sanjay Sharma** as well as **PG Coordinator, Dr. Kulbir Singh, Associate Professor and Program Coordinator Dr. Anil Arora, Assistant Professor, ECED**, entire faculty and staff of Electronics and Communication Engineering Department for their encouragement and cooperation.

I am also thankful to **Mrs Madhu Chatterjee**, for her regular guidance and support throughout this thesis work.

I wish to thank Electronic Science Department, Kurukshetra University for providing the lab facilities.

My greatest thanks are to all who wished me success especially my family. Above all I render my gratitude to the Almighty who bestowed ability and strength in me to complete this work.

Place: Patiala
Date:

Mini Bhartia
M Tech Final Year,
Thapar University.

ABSTRACT

Symmetrical double gate has become one of the preferable choices for scaling CMOS devices down to nanometer size as they have excellent control over short channel effects and provide lower gate leakage current, higher on-current and better subthreshold slope reduction. Several analytical surface potential and charge based drain current models have been proposed earlier for DG MOSFETs but the development of an appropriate analytical drain current model for nano-MOSFETs is still under research.

In this thesis, a drain current model for lightly doped symmetrical DG MOSFET in sub-nanometer regime is presented by considering weak and strong inversion regions including short channel effects, series source/drain resistance and channel length modulation parameters. This two dimensional-potential-distribution based drain current model also includes the effects of subthreshold slope and threshold voltage variations. Lastly the effect of the fixed oxide trap charges on the drain current has been studied and evaluated.

Further, for 32 nm and 45 nm technologies the current-voltage characteristics of drain current model for DG-MOSFET are compared and validated with the simulation results for all regions of its operation and SILVACO (Atlas) TCAD tool is used for simulation. The series source/drain resistance effect has also been studied in C-V characteristics. From the above results it is found that the model and the simulation results are in good agreement for devices having channel length to silicon film thickness ratio greater than or equal to 2. Subthreshold slope and threshold voltage models are also compared with simulation results at different channel lengths and silicon film thickness. Finally, the fixed-oxide trap charge effect on drain current for different gate voltages shows remarkable agreement for large range of its value but starts showing deviation with the simulation results at its very high values.

ACRONYMS

MOS	Metal Oxide Semiconductor
MOSFET	Metal-Oxide-Semiconductor Field Effect Transistor
SOI	Silicon-On-Insulator
UTB	Ultra-Thin Body
DG MOSFET	Double Gate MOSFET
SCE	Short Channel Effect
CMOS	Complementary MOS
ITRS	International Technology Roadmap for Semiconductors
GIDL	Gate-Induced Drain Leakage
DIBL	Drain-Induced Barrier Lowering
SS	Subthreshold Slope
BJT	Bipolar Junction Transistor
PD-SOI	Partially Depleted SOI
FD-SOI	Fully Depleted SOI

TABLE OF CONTENTS

ACKNOWLEDGEMENT.....	iii
ABSTRACT	iv
ACRONYMS.....	v
LIST OF FIGURES	viii
1 Introduction	1
1.1 MOSFETs scaling and Moore’s Law	1
1.2 Bulk Si-MOSFET scaling challenges.....	2
1.3 Advanced MOSFET structures	4
1.4 Short Channel Effects.....	4
1.4.1 Subthreshold Leakage.....	5
1.4.2 Drain Induced Barrier Lowering:	6
1.4.3 Punchthrough	7
1.4.4 Threshold voltage roll off	8
1.4.5 Hot carrier effect	9
1.4.6 Gate Induced Drain Leakage.....	10
1.5 Organization of the Thesis Work	11
2 Literature Survey	12
2.1 Silicon on Insulator (SOI).....	12
2.1.1 Advantages of SOI technology	13
2.1.2 Types of SOI MOSFET	14
2.1.3 Advance SOI devices.....	15
2.2 Double-Gate MOSFET	16
2.2.1 Attractive features of Double Gate MOSFET.....	16
2.2.2 Types of DG MOSFET.....	17
3 Two Dimensional Drain Current Modeling of Double Gate MOSFET.....	19
3.1 Introduction.....	19
3.2 Fully Depleted DG-MOSFET Structure and Parameter.....	19

3.3	Potential Distribution.....	20
3.4	Minimum potential	24
3.5	Subthreshold slope	25
3.6	Threshold voltage.....	26
3.7	Drain current	27
	3.7.1 Subthreshold region current ($I_{D,sub}$).....	27
	3.7.2 Strong inversion current ($I_{D,si}$).....	28
4	Results And Discussion.....	30
4.1	Subthreshold Slope.....	30
4.2	Threshold Voltage	31
4.3	Drain Current	32
4.4	Fixed Oxide Charge.....	36
5	Conclusion and Future Work.....	37
5.1	Conclusion	37
5.2	Scope for future work.....	37
	APPENDIX A.....	38
	APPENDIX B.....	46
	References	I

LIST OF FIGURES

FIGURE 1-1: NUMBER OF TRANSISTORS ON A DIE IN ACCORDANCE WITH THE FIRST YEAR OF PRODUCTION [2].	1
FIGURE 1-2: INCREASE IN CHIP PERFORMANCE IN TERMS OF MILLIONS OF INSTRUCTIONS PER SECOND (MIPS) WITH SCALING OVER YEARS [2]	2
FIGURE 1-3: CONVENTIONAL BULK N-TYPE MOSFET	3
FIGURE 1-4: FD SOI DEVICES WITH MULTIPLE GATES [6]	4
FIGURE 1-5: SEMI-LOG SUBTHRESHOLD LEAKAGE PLOT IN N-CHANNEL METAL–OXIDE–SEMICONDUCTOR (NMOS) TRANSISTOR [9]	5
FIGURE 1-6: MINORITY CARRIER CONCENTRATION VARIATION IN THE CHANNEL OF A MOSFET BIASED IN THE WEAK INVERSION.	6
FIGURE 1-7: ENERGY BARRIER VARIATION ALONG THE POSITION IN CHANNEL FOR APPLIED GATE AND DRAIN VOLTAGES.	7
FIGURE 1-8: (A) SURFACE PUNCHTHROUGH AND (B) BULK PUNCHTHROUGH	8
FIGURE 1-9: THRESHOLD VOLTAGE ROLL-OFF WITH CHANGE IN CHANNEL LENGTH AT DIFFERENT DRAIN BIAS	9
FIGURE 1-10: HOT CARRIER EFFECTS IN NMOS [13]	9
FIGURE 1-11: CONDITION OF THE DEPLETION REGION NEAR THE DRAIN-GATE OVERLAP REGION OF AN NMOS TRANSISTOR WHEN (A) SURFACE IS ACCUMULATED WITH LOW NEGATIVE GATE BIAS AND (B) N+ REGION IS DEPLETED OR INVERTED WITH HIGH NEGATIVE GATE BIAS[8].	10
FIGURE 2-1: CROSS-SECTION OF A SILICON ON INSULATOR DEVICE [16]	12
FIGURE 2-2: CROSS SECTION OF (A) BULK CMOS INVERTER AND (B) SOI CMOS INVERTOR [18]	13
FIGURE 2-3: SCHEMATIC OF (A) PARTIALLY DEPLETED SOI MOSFET(B) FULLY DEPLETED SOI MOSFET	15
FIGURE 2-4: DRAIN ELECTRIC FIELD ENCROACHMENT IN SOI DEVICES [6]	15
FIGURE 2-5: SYMMETRIC AND ASYMMETRIC DG MOSFET STRUCTURES.	17
FIGURE 3-1:SCHEMATIC DIAGRAM OF SYMMETRIC N-CHANNEL DOUBLE GATE MOSFET WITH STRUCTURAL DEFINITION AND COORDINATE SYSTEM	20
FIGURE 4-1: COMPARISON BETWEEN THE SIMULATED (SYMBOL) AND ANALYTICAL MODELED (SOLID LINES) SUBTHRESHOLD SLOPE VERSUS CHANNEL LENGTH	30
FIGURE 4-2: THRESHOLD VOLTAGE OF UNDOPED DG MOSFET AT DIFFERENT SILICON THICKNESS AND CHANNEL LENGTH. THE SYMBOLS ARE SIMULATED VALUES WHILE THE SOLID LINES REPRESENT THE ANALYTICAL VALUES.	31
FIGURE 4-3: SIMULATED(SYMBOLS) AND MODEL (SOLID LINES) (A) OUTPUT CHARACTERISTIC (B) TRANSFER CHARACTERISTIC IN LINEAR REPRESENTATION (C) SEMI-LOGARITHMIC REPRESENTATION OF THE TRANSFER CHARACTERISTICS OF SYMMETRICAL DG MOSFET FOR CHANNEL LENGTH $L=32\text{NM}$, $T_{\text{SI}}=10\text{NM}$, $T_{\text{OX}}=2\text{NM}$ AND $R_{\text{SD}}=0$.	33

FIGURE 4-4: SIMULATED(SYMBOLS) AND MODEL (SOLID LINES) (A) OUTPUT CHARACTERISTIC (B) TRANSFER CHARACTERISTIC IN LINEAR REPRESENTATION (C) SEMI-LOGARITHMIC REPRESENTATION OF THE TRANSFER CHARACTERISTICS OF SYMMETRICAL DG MOSFET FOR CHANNEL LENGTH $L=45\text{NM}$, $T_{\text{SI}}=10\text{NM}$, $T_{\text{OX}}=2\text{NM}$ AND $R_{\text{SD}}=0$. 34

FIGURE 4-5: SIMULATED(SYMBOLS) AND MODEL (SOLID LINES) (A) OUTPUT CHARACTERISTIC (B) TRANSFER CHARACTERISTIC IN LINEAR REPRESENTATION (C) SEMI-LOGARITHMIC REPRESENTATION OF THE TRANSFER CHARACTERISTICS OF SYMMETRICAL DG MOSFET FOR CHANNEL LENGTH $L=32\text{NM}$, $T_{\text{SI}}=10\text{NM}$, $T_{\text{OX}}=2\text{NM}$ AND $R_{\text{SD}}=180\text{ OHM}$. 35

FIGURE 4-6: DRAIN CURRENT VARIATION SIMULATED (SYMBOL) AND MODEL (SOLID LINES) WITH THE OXIDE INTERFACE CHARGE AT DIFFERENT GATE VOLTAGES 36

Chapter 1

1 Introduction

1.1 MOSFET scaling and Moore's Law

Moore's law stated in 1965 helped advancement of integrated circuit technology over the past years and allowed the doubling of IC's complexity every two years by increasing the chip's transistor count [1] by continuous scaling of metal-oxide-semiconductor field-effect transistor (MOSFET) to smaller physical dimensions. The advantages of MOSFET dimensions scaling are cost reduction by increasing number of chips obtained per wafer, power supply scaling which decreased power consumption, faster circuits obtained due to reduced capacitive delay which also enabled more functions per unit area of silicon. Thus, denser silicon integrated circuits (ICs) can be realized, resulting in incredible reductions of cost per-function with enhanced performance as shown in Figure 1-1 and Figure 1-2.




Figure 1-1: Number of transistors on a die in accordance with the first year of production [2].

International technology roadmap for semiconductor (ITRS) was born by an initiative to precisely predict the future of the semiconductor industry by a team of semiconductor companies and academia since early 1990's. An early report is issued by the ITRS serves as a benchmark for semiconductor industry. These reports describe the technology, design and metrology tools and equipment that have to be developed in order to keep the semiconductor industry growth exponential as predicted by Moore's law.




Figure 1-2: Increase in chip performance in terms of millions of instructions per second (MIPS) with scaling over years[2]

1.2 Bulk Si-MOSFET scaling challenges

The basic building blocks of Integrated circuits are MOSFETs. The conventional planar bulk MOSFET is shown in Figure 1-3. The decrease in the gate length (L) of a MOSFET reduces its capacitive control on the channel potential and thus on the flow of current along the channel increasing the capacitive coupling of the channel potential to the source and drain terminals due to small separation between the source and drain regions, resulting in several undesirable effects called as short channel effects (SCE) such as threshold voltage (V_{th}) roll-off and drain-induced barrier lowering (DIBL) which manifest into increased off-state transistor leakage (I_{off}). Static power consumption of the device due to I_{off} severely affects high-performance logic technologies and CMOS scaling [2].




Figure 1-3: Conventional bulk n-type MOSFET

SCE of conventional bulk MOSFET can be reduced through scaling of vertical device dimensions such as the gate dielectric thickness (t_{ox}), junction depth of source and drain regions (x_j) and depletion depth of channel (x_{dep}) along with channel length (L).

For t_{ox} ($<2\text{nm}$) severe gate leakage current flows through the silicon dioxide based gate dielectric because of quantum mechanical tunnelling [3]. Thus, higher permittivity gate dielectric materials known as high-k gate dielectrics are used to further reduce the equivalent oxide thickness (EOT) with a physically thick dielectric to suppress gate leakage current. However, many fabrication challenges are still involved in this technology such as optimizing interfacial layer to improve carrier mobility degradation [4].

To scale down x_{dep} channel doping concentration is increased, making V_{th} high due to increased channel potential relative to the source, high channel doping also eliminates current leakage paths far away from the oxide interface reducing off-current but it increases vertical electrical field and scattering due to presence of dopant atoms causing reduction of mobility of carriers. Gate-induced drain leakage (GIDL) and the reverse-biased drain junction band-to-band tunnelling increases by high doping and non-uniformity of channel dopants cause V_{th} variations [5].

Shallow source and drain junctions x_j , decrease the coupling of the source/drain to the channel thereby reducing the junction capacitance. But it increases the unwanted series resistance, reducing the on-state drive current. Source and drain regions are raised to reduce parasitic series resistance by shallow junctions. Ultra shallow junctions are limited by fabrication difficulties for minimization of dopant diffusion.

1.3 Advanced MOSFET structures

In nanometre regime traditional scaling of bulk MOSFETs has reached its practical limits. Thus, silicon-on-insulator technology based advanced MOSFET structures such as ultra-thin-body (UTB) and double-gate (DG) MOSFETs are used to overcome these scaling challenges. Thus, special gate structures are used to eliminate the encroachment of the drain electric field lines into the channel as shown in Figure 1-4, these devices are Double gate transistor, Triple gate devices, FINFET, Delta-channel SOI MOSFET, Gate all-around device etc. These devices have shown tremendous improvement in SCE and give high drive current as they have more than one inversion layer for current conduction.




Figure 1-4: FD SOI Devices with Multiple gates [6]

Advanced MOSFETs manufacturing is still challenging. Due to the process complexity many different proposed methods to fabricate these devices are unemployable. FINFET gives relaxation to t_{si} constraints by utilizing the top surface of fin as a channel and easily implementing a third gate [7]. It is the most manufacturable advanced MOSFETs structure due to self-aligned gate electrodes compatible with conventional planar bulk CMOS process.

1.4 Short Channel Effects

When the channel length of a MOS transistor becomes comparable to the Source/Drain depletion width the MOSFET is known as short channel device [8]. In scaling the terminal voltages are also scaled down to reduce power consumption but voltage scaling is not reduced in proportion to other device geometrical dimension. The device threshold voltage is scaled in proportion to the supply voltage scaling to have high on current and performance. This threshold voltage scaling and small device dimensions lead to adverse SCEs increasing the device leakage currents.

1.4.1 Subthreshold Leakage

Subthreshold or weak inversion region of a transistor occurs before the formation of the inversion layer at the gate voltages below the threshold voltage when the minority carrier concentration in the channel is small for significant current conduction but is not zero and thus, a small amount of current flows between source and drain in this region[8]. This current variation with gate voltage below threshold is shown as the linear region of the semi-log plot of the transfer curve in Figure 1-5. The current is plotted on a logarithmic scale so that even the small exponentially dependent diffusion current, can be clearly indicated.




Figure 1-5: Semi-log Subthreshold leakage plot in n-channel metal–oxide–semiconductor (NMOS) transistor[9]

The channel formation through minority carriers in weak inversion region in n-channel MOSFET is shown in Figure 1-6. The subthreshold current occurs due to diffusion of these minority carriers along the channel unlike strong inversion where drift current dominates. The weak inversion drain current equation is defined as[10]

$$I_D = \mu_0 C_{ox} \frac{W}{L} (V_T)^2 e^{1.8} e^{(V_g - V_{th}/nV_T)} (1 - e^{-V_d/V_T})$$

Where, μ_0 is the zero bias mobility, C_{ox} is the gate oxide capacitance, W is the width of the device, L is the length of the device, V_T is the thermal voltage whose value is given as $V_T = K^T/q$, n is the subthreshold swing coefficient V_g is the applied gate voltage, V_{th} is the threshold voltage, and V_d is the applied drain voltage.




Figure 1-6: Minority carrier concentration variation in the channel of a MOSFET biased in the weak inversion.

An important parameter in weak inversion region is subthreshold slope (SS) which is defined as the inverse of the slope of the semilog transfer characteristic of the device between $\log_{10} I_D$ and V_g [8] and is given by

$$SS = \left(\frac{d(\log_{10} I_D)}{dV_g} \right)^{-1}$$

The value of subthreshold slope indicates rate of decrease of I_D below V_{th} and is measured in terms of millivolts per decade. The ideal value of SS at $t_{ox} = 0$ is 60mV/decade. The value of SS should be made as small as possible making the device turn off faster below V_{th} . The subthreshold swing coefficient which is also known as body factor is given as

$$n = S_t / V_t \ln 10$$

1.4.2 Drain Induced Barrier Lowering:

In long-channel devices, a potential barrier height exists between the source and channel regions formed through the equilibrium established between drift and diffusion carrier flow components among these regions. This barrier is ideally controlled by gate voltage in long channel devices as their source and drain regions are far apart and their depletion regions do not influence the potential distribution or electric field pattern in the channel. Thus, the threshold voltage of long channel devices is independent of the channel length and drain bias voltage. In short-channel devices, source and drain depletion widths are close enough to significantly influence the channel electric field or potential resulting in a threshold voltage dependent on the channel length and drain bias applied. This effect is termed as DIBL [11] and generally occurs when the barrier height experienced by the source carriers is lowered by the influence of high drain electric fields helping carrier injection into the channel and thus increasing the off-current. Short channel devices, drain current is a function of both gate and drain bias due to DIBL.

Figure 1-7 shows the cause of DIBL in short channel devices. Line 1 of the energy band diagram in Figure 1-7(b) shows barrier height ($q\phi_{bi}$) between source/drain and channel regions at flatband voltage (V_{FB}) in long channel which can be lowered by applying gate bias (line 2 in Figure 1-7(b)). The voltage and energy are inversely related thus, as voltage increases the energy decreases. On applying drain bias the barrier at drain end further reduces without affecting the source barrier (line 3 in Figure 1-7(b)). Similar changes are observed in short channel devices in Figure 1-7(d) showing a barrier between source/drain and channel at V_{FB} by line 1 and which is lowered applying gate bias in line 2 but when drain voltage is applied then due to small distance between source and drain the source potential also gets lowered causing drain current to depend on drain bias given by line 3 of Figure 1-7(d).




Figure 1-7: Energy barrier variation along the position in channel for applied gate and drain voltages.

1.4.3 Punchthrough

Punchthrough is the extreme case of DIBL. It causes flow of electrons from source to drain directly without the need of applying gate voltage as the source and channel potential barrier is reduced through high drain voltages, especially in short channel devices because the source and drain regions are close and their depletion regions interact by extending towards each other and merging at high reverse bias drain voltages.

Punchthrough can occur along the channel surface called as surface punchthrough or in the bulk known as bulk punchthrough. Figure 1-8 shows both these types

- Surface punchthrough occurs in uniformly doped structure, when the source/drain depletion region reaches each other without applying the gate bias or in the absence of gate depletion region.
- Bulk punchthrough occurs for ion-implanted channels with higher concentration at the surface keeping depletion regions away from the surface and in bulk of the MOSFET.

It degrades subthreshold slope giving high leakage current. To avoid punchthrough addition of implants or highly doped layers at the bottom of source/drain regions and halo doping are few potential methods [12].




Figure 1-8: (a) Surface punchthrough and (b) bulk punchthrough

1.4.4 Threshold voltage roll off

The reduction of threshold voltage by reducing the channel length is called as threshold voltage roll off and is shown in Figure 1-9. The reason of threshold voltage roll off in short channel devices is 2-D field patterns originating due to small separation of source and drain regions [15] rather than 1-D field patterns of long channel devices. However, in short-channel devices source and drain regions are pretty close and their depletion regions cover significant part of the channel and can interact with each other resulting in strong lateral electric fields and depleting part of the channel earlier depleted by the gate in long channels, this is known as charge sharing. Thus, lower gate voltage to invert the channel reducing the threshold voltage for short channel devices. Charge sharing at higher drain voltages is more due to wider drain depletion region. The source/drain regions and their depletion regions are far apart in long channel devices.




Figure 1-9: Threshold voltage roll-off with change in channel length at different drain bias

1.4.5 Hot carrier effect

The electric field component along the channel increases from source to drain end. In short channel devices high drain voltages causes avalanche breakdown at the drain end due to high electric field generated, giving rise to carriers which further contribute to leakage current. This phenomenon is known as hot carrier effect and can be explained through series of effects occurring consequently as depicted in Figure 1-10.

At high applied drain voltages the drain current constituting carriers are accelerated at the drain end under high electric field acquiring large kinetic energy which causes their collision with depletion region ions and silicon lattice atom generating electron/hole pair through impact ionization. The holes are swept away to the bulk and the electrons move to the drain or towards the silicon-oxide interface where they get trapped as interface charge thus reducing the device reliability and degrading its performance.




Figure 1-10: Hot Carrier effects in NMOS [13]

1.4.6 Gate Induced Drain Leakage

Gate induced drain leakage generally known as GIDL occurs owing to presence of high drain electric field. When the voltage applied on the gate is such as to create an accumulation layer at the silicon surface, the doping concentration at the surface become higher in comparison to substrate doping which causes lower depletion layer width at the surface than in bulk as shown in Figure 1-11(a). The narrow depletion layer near surface gives rise to local electric field enhancing high field effects in this region [14].

At large accumulation creating gate bias, the gate overlapped drain region gets depleted and at very high gate voltages it even gets inverted (Figure 1-11(b)), causing high field values and dense field lines in this region, giving carrier multiplication and electron/hole pair generation below the gate through impact ionization and band to band tunnelling [14]. These generated minority carrier's move in the substrate contributing GIDL current. GIDL increases when the fields are high and gate dielectric is thin and it is worst for moderate drain doping but can be minimized by using high drain doping with abrupt junction.




Figure 1-11: Condition of the depletion region near the drain-gate overlap region of an NMOS transistor when (a) surface is accumulated with low negative gate bias and (b) n+ region is depleted or inverted with high negative gate bias [8].

1.5 Organization of the Thesis Work

CHAPTER-1 INTRODUCTION: -

This chapter starts from Moore's law and then discusses about scaling in bulk MOSFETs, its challenges and their solution in the form of advance MOSFETs. Then, it looks upon the major SCEs in conventional short channel devices.

CHAPTER-2 LITERATURE SURVEY: -

This chapter starts with small introduction about need of SOI devices and then tells about SOI MOSFETs, its advantages, types and advance SOI devices. The next section gives light on the Double gate MOSFETs, its advantages and types.

CHAPTER-3 TWO DIMENSIONAL DRAIN CURRENT MODELING OF DOUBLE GATE MOSFET: -

In this chapter 2D potential function is derived and then an expression for potential based subthreshold slope and threshold voltage is obtained. Next, these derived expressions are used to model drain current and fixed oxide charge effect is studied over this model.

CHAPTER-4 RESULTS AND DISCUSSION: -

This chapter contains the comparison of the device simulation results of the double gate MOSFET from SILVACO (Atlas) TCAD tool with the model results.

CHAPTER-5 CONCLUSION AND FUTURE SCOPE: -

A brief conclusion and possible improvements have been discussed in this chapter.

Chapter 2

2 Literature Survey

In nanometre regime, short channel effects such as DIBL and threshold voltage roll-off severely degrades the performance of bulk MOSFETs. Silicon-on-Insulator (SOI) technology based advance MOSFETs has the capability to meet all the requirements of ITRS in nanometre regime and provide high speed, low power consumption and better scalability for the next generation technology[16].

2.1 Silicon on Insulator (SOI)

The SOI structure shown in Figure 2-1 comprises of a single-crystal silicon film usually thin and in the range of tens of nanometre in thickness separated from silicon substrate by an electrically insulating material layer generally of silicon dioxide and called as buried oxide layer (BOX) which is relatively thicker than silicon film. The gate formed between the silicon film, buried oxide and substrate is also referred to as back gate.




Figure 2-1: Cross-section of a Silicon On Insulator device [16]

2.1.1 Advantages of SOI technology

- 1) **Lower parasitic capacitance:** - In conventional bulk MOSFET a capacitance exists between the drain/source and substrate and drain/source and the channel stop implant under thick field oxide but in SOI MOSFET the source/drain junction regions end on the insulating buried oxide layer, eliminating these capacitance. This reduction of parasitic capacitance helps to improve the speed making the switching operations faster of the device.
- 2) **Reduced leakage paths:** - Thin silicon films eliminate sub-surface leakage currents flowing through the substrate regions which were not under gate control in conventional bulk MOSFET. In SOI MOSFETs, with thin silicon film and BOX gate have better control over the channel reducing sub-surface leakages [18].
- 3) **Better dielectric isolation:** - The SOI MOSFET gives dielectric isolation both vertically and laterally. The vertical isolation is obtained from the presence of thick insulating BOX layer and lateral isolation is from the oxide grown by shallow trench or LOCOS techniques.
- 4) **Latchup elimination:** - Presence of inherent parasitic BJT forming a pnpn thyristor shown in Figure 2-2 is the biggest limitation of a CMOS structure. Scaling lateral dimensions of the device enhances the gain of these parasitic BJT's and increases the risk of turning the thyristor on causing latchup and flow of large amount of leakage current. But, in SOI CMOS the silicon islands for NMOS and PMOS formation are isolated from one another laterally as well as vertically through a dielectric layer eliminating the current paths between substrate and device responsible for the latchup [18].




Figure 2-2: Cross section of (a) bulk CMOS Inverter and (b) SOI CMOS Inverter [18]

2.1.2 Types of SOI MOSFET

There are basically two types of SOI devices distinguished on the basis of their silicon film thickness and doping concentration:

1) Partially depleted (PD) or non-fully depleted (NFD) SOI MOSFET

Partially depleted SOI MOSFET has t_{si} greater than twice the sum of maximum depletion width of the front and back gates ($2x_{dmax}$) assuming both gates have same maximum depletion widths. These front and back depletion regions remain decoupled due to the neutral silicon film region existing beneath these depletion regions and hence there is no interaction between them. This neutral silicon film region is known as “Body” which is generally grounded through a contact called as “body contact”. When the neutral region is grounded it behaves in a similar manner as the bulk MOSFET. While if the body is kept electrically floating then the floating body effect such as the kink effect in which holes generated due to impact ionization at the drain junction get stored in the neutral body modulating the device threshold voltage giving a kink in the output characteristic and parasitic open base NPN bipolar transistor between source and drain influences the device properties [19].

2) Fully depleted (FD) SOI MOSFET

In Fully Depleted devices the silicon film gets completely depleted at threshold voltage i.e. the sum of maximum depletion widths ($2x_{dmax}$) of front and back gates is smaller than or equal to t_{si} . Complete depletion of silicon film from the interaction between the two gates depletion regions causes coupling of the front gate threshold voltage with the back gate thus, giving an additional control over it through back gate. Further there are two modes of operation in FD SOI device according to the gate material and silicon film doping as well as concentration. These modes are: Inversion and Accumulation. The silicon surface is inverted and accumulated in these modes respectively. Advantages of FD over PD are [20]:

1. It is free from kink effect
2. Near ideal subthreshold slope approx. 70mV/decade
3. Higher circuit speed and gain
4. Reduced power requirements and higher soft error immunity
5. Schematic of (a) Partially depleted SOI MOSFET (b) Fully Depleted SOI MOSFET




Figure 2-3: Schematic of (a) Partially depleted SOI MOSFET (b) Fully Depleted SOI MOSFET

2.1.3 Advance SOI devices

Drain electric field encroachment in the channel region is the main reason for SCE in SOI devices. This encroachment takes place from different directions (as shown in Figure 2-4) such as from the top but the gate electrode protects the channel region from these drain electric field lines. Laterally from the drain region and from the bottom where these field lines penetrate the channel from underneath through buried oxide and substrate.




Figure 2-4: Drain electric field encroachment in SOI devices [6]

These SCE because of drain field can be reduced or even eliminated through different SOI device structures, some of them are [6]:-

- 1) Raised source and drain thin body FD SOI.
- 2) Metal electrode source/drain FD-SOI MOSFET.
- 3) Metal gate electrode SOI.

- 4) Buried oxide dielectric engineered devices.
- 5) Fully depleted SOI with Ground plane.
- 6) FD-SOI MOSFET with Multiple gates.

2.2 Double-Gate MOSFET

Among several multiple-gate FDSOI devices, double-gate (DG) MOSFET is one of the promising device structures to scale CMOS to sub-nanometre regime to form devices with gate lengths as small as 15nm and below [6] because of its high immunity to short channel effects (SCE). The double-gate concept was first reported in 1984 [21] and has been fabricated by several groups since then. The use of a double gate results in enhanced trans-conductance, due to the volume inversion effect [22][23] and better subthreshold slope.

2.2.1 Attractive features of Double Gate MOSFET

1. **Thin silicon film:** - The silicon film thickness is one of the parameter which reduces with scaling to reduce leakage currents from SCE. An ultra-thin body with t_{si} less than 50% of channel length is necessary to effectively suppress these leakage current but in DG- MOSFETs due to enhanced channel control by the two gates t_{si} can be relaxed to be 50% to 70% of L_g .
2. **Low body doping:** - The maximum channel depletion width under the gate depends on the body thickness rather than channel doping density and thus, high channel doping density are not required to minimize x_{dep} . This eliminates dopant fluctuation and mobility degradation problems in DG-MOSFETs.
3. **Shallow S/D junctions:** - The source and drain junction depths (X_j) are defined by silicon film thickness t_{si} thus shallow junctions can be easily implemented by thin silicon film without developing complicated doping and structural techniques.
4. **Low leakage currents:** - Thin silicon films in DG-MOSFETs eliminate those leakage paths of the channel which were earlier far away from the reach of gate to control them by providing a better control of the channel from the two electrically coupled gates.

Regardless of the superiority of DG MOSFET and SCE immunity its manufacturing is still challenging. In vertical devices, FINFET is the DG structure which is comparatively easily manufacturable due to its process compatibility with conventional bulk MOSFET. The

planar DG MOSFET has the problem of gate alignment which makes their fabrication complicated.

2.2.2 Types of DG MOSFET

Basically there are two types of double gate MOSFET depending on the method of application of gate bias voltage:-




Figure 2-5: Symmetric and Asymmetric DG MOSFET structures.

2.2.2.1 Symmetric Double gate MOSFET (SDG):-

The workfunction of both the gates are similar in these devices i.e. the material for both the front and back gate are identical and thus if front gate is of N+ poly-Si then back gate is also of the same material type and doping or same metal is used for both front and back gate electrode. This allows both gates to influence the operation of the device in an identical manner. The SDG is structurally symmetrical at both the top and back gate with same gate oxide thickness and generally same voltages are applied at both the gates [24]. When voltage is applied to the gates of SDG, two channels are formed one near the top boundary between silicon and insulator and other at the bottom interface. These two channels are separated by enough distance as to be independent of each other creating two independent transistors on the same piece of silicon. Each gate can control half of the device and its operation is completely independent of the other. The total current through the device is equal to the sum of the currents through the separate channels. The performance of the symmetrical DG MOSFET is increased by higher channel mobility compared to bulk MOSFET, since the average electric field in the channel is lower, which reduces interface roughness scattering according to the universal mobility model.

2.2.2.2 Asymmetric double gate MOSFET (ADG):-

In these devices both gate can have different workfunction materials for front and back gate electrode i.e. if using N⁺ poly-Si for front gate then can use P⁺ poly-Si for the back gate thus front and back gate can have different material, type and doping. For asymmetric devices different strength can be obtained by different oxide thickness at front and back gates. Thus, ADG is asymmetrical structurally and with gate workfunction. In on state when both the gates have same applied bias only one inversion layer is formed until the voltage applied is extremely high to form other inversion layer because of the different workfunction at both gates generating different threshold voltages for these gates. The threshold voltage of ADG is also a function of body thickness and oxide thickness other than gate workfunction thus, can in any one of them causes threshold voltage variation [25].

Chapter 3

3 Two Dimensional Drain Current Modeling of Double Gate MOSFET

3.1 Introduction

In long channel MOSFETs the large spacing between source/drain regions provides very small value of lateral electric field component (i.e. along the channel length) thus the “edge effect” along the sides of the channel can be neglected and only perpendicular electric field (i.e. along the silicon film thickness) is assumed to exist at the surface everywhere reducing the analysis to only one dimension based on gradual channel approximation. Such one dimensional analysis fail in short channel devices as the source and drain are much closer to each other causing the drain electric field to influence the channel potential. Thus, a two dimensional analysis is required for short channel devices with large channel width and a three dimension approach is adopted for short channel devices with narrow width.

In this chapter, a two dimensional expression for the potential distribution in the silicon film as function of channel length and silicon film depth is derived for the symmetrical double gate MOSFETs in weak inversion. Further, this 2D potential distribution expression is used to derive the analytical expression for the subthreshold slope and threshold voltage. Finally a drain current model for undoped symmetrical DG MOSFET is presented. The drain current modeling is done considering two major regions of its operation namely weak inversion and strong inversion including short channel effects, series resistance and channel length modulation parameters.

3.2 Fully Depleted DG-MOSFET Structure and Parameter

A schematic cross sectional view of symmetric n-channel FD-DG MOSFET with structural definition and co-ordinate system is shown in Figure 3-1. The front and back gate are of mid-gap metal with workfunction of 4.74eV, both the front and back gate oxide thickness (t_{ox}) is 2nm with silicon film thickness (t_{si}) of 10nm. The doping in the p-type body is kept almost undoped (or very lightly doped) with a doping of $N_a = 10^{15} \text{cm}^{-3}$ and n+ source and drain are doped with the dopant density of $N_d = 10^{20} \text{cm}^{-3}$.




Figure 3-1: Schematic diagram of symmetric n-channel Double Gate MOSFET with structural definition and coordinate system

3.3 Potential Distribution

To model the physical behavior of symmetrical FD-DG MOSFET at nanometer domain and below the potential distribution across the thin silicon film under different drain and gate bias conditions must be explicitly obtained. Presence of two gates and thin silicon film causes the potential distribution in DG MOSFET to be different than single gate MOSFET and the maximum potential do not occur at the surface but at some depth in the film. Many different approaches have been proposed to analytically determine the potential along the channel of DG MOSFET in the literature. One of them is using depletion approximation for solving Poisson's equation in weak inversion region.

The Poisson's equation in the form of electric field variation along all the three dimensions can be written as:-

$$\frac{\partial \vec{E}_x}{\partial x} + \frac{\partial \vec{E}_y}{\partial y} + \frac{\partial \vec{E}_z}{\partial z} = \frac{qNa}{\epsilon_{Si}} \quad (1)$$

where, $\vec{E}_x = \frac{\partial \phi(x,y,z)}{\partial x}$, $\vec{E}_y = \frac{\partial \phi(x,y,z)}{\partial y}$, $\vec{E}_z = \frac{\partial \phi(x,y,z)}{\partial z}$ are the electric field component in x, y and z direction respectively and $\phi(x, y, z)$ is the potential distribution in the channel. This equation predicts that the sum of electric field variation in all three dimensions at any point (x,y, z) in the silicon film is always a constant whose value is given through the ratio of depletion region charge (qNa) and permittivity of the material (ϵ_{Si}). Thus for equilibrium it is necessary that if any one or two component of the electric field changes then the other should also vary in opposite way to keep their sum a constant.

\vec{E}_x represents the drain electric field influence on the channel. A large value of \vec{E}_x is responsible for creating various SCEs in the device which can be reduced by increasing channel length, using multi-gate architecture or reducing silicon film thickness and/or channel width.

The electric field variation along the z direction is negligible due to its very small values in wide DG MOSFETs and hence it can be considered that $\partial \vec{E}_z / \partial z$ is zero and equation (1)

$$\text{reduces to } \frac{\partial \vec{E}_x}{\partial x} + \frac{\partial \vec{E}_y}{\partial y} = \frac{qNa}{\epsilon_{Si}}$$

$$\frac{\partial \vec{E}_x}{\partial x} + \frac{\partial \vec{E}_y}{\partial y} = \frac{qNa}{\epsilon_{Si}} \quad (2)$$

for strong inversion region the above equation (2) is not valid as the channel potential along x direction in strong inversion is modulated by inversion charge [26]-[27]. The potential distribution along the silicon film thickness i.e. vertical y direction is taken as a cubic function of x (i.e. along channel length) as proposed by Toyabe and Asai [28] and is valid for all values of drain voltages.

$$\phi(x, y) = \alpha_0(y) + \alpha_1(y)x + \alpha_2(y)x^2 + \alpha_3(y)x^3 \quad (3)$$

here, coefficients $\alpha_0, \alpha_1, \alpha_2$ and α_3 are the function of only y dimension. In symmetrical DG MOSFET due to structural symmetry the front and back oxide-silicon interface have same potential distribution along the channel which can be defined as

$$\phi(x, 0) = \phi(x, t_{si}) = \phi_1(x) \quad (4)$$

The boundary conditions are obtained by applying Gauss law in the vertical direction at the gate oxide transverse electric field \vec{E}_y on the front and back gates.

$$\vec{E}_y(\text{at } y = 0) = \frac{Q_0}{\epsilon_{Si}} \quad (5)$$

$$\vec{E}_y(\text{at } y = t_{si}) = \frac{Q_{t_{si}}}{\epsilon_{Si}} \quad (6)$$

Where, C_{ox} is the gate oxide capacitance and is given in terms of dielectric constant of gate oxide (ϵ_{ox}) and oxide thickness (t_{ox}) as ϵ_{ox}/t_{ox} and $Q_0 = C_{ox}V_f$ and $Q_{t_{si}} = C_{ox}V_b$ are the charge at the front and back oxide-silicon interface respectively. $V_f = \phi_1(x) - V'_g$ and $V_b =$

$V'_g - \phi_1(x)$ represents voltage difference along the oxide thickness at both front and back gates responsible for capacitive action. The virtual gate voltage (V'_g) appearing at the front and back gate is always smaller than the actual applied gate voltage (V_g) as some amount of gate voltage is required to cancel out the effect of contact potentials and potential developed due to oxide trapped charges which is known as Flat band voltage V_{FB} . The flat band voltage assuming trap charges to be zero is given by $W_{ms} = -(KT/q) \ln \frac{N_a}{n_i}$ for mid-gap metal gate DG- MOSFET. Equations (4)-(6) are used to obtain the coefficient values of the cubic potential distribution in equation (3) as

$$\alpha_0 = \phi_1(x) \quad (7)$$

$$\alpha_1 = \frac{C_{ox}V_f}{\epsilon_{Si}} \quad (8)$$

$$\alpha_2 = -\frac{\alpha_1}{t_{si}} = \frac{C_{ox}V_b}{\epsilon_{Si}} \quad (9)$$

$$\alpha_3 = 0 \quad (10)$$

Solving (3) and (2) using (7)-(10), the differential equation in terms of surface potential is obtained as

$$\frac{\partial^2 \phi_1(x)}{\partial x^2} - \beta_0 \phi_1(x) = \beta_1 \quad (11)$$

where, $\beta_0 = \frac{2C_{ox}}{\epsilon_{Si}t_{si} + C_{ox}t_{si}y - C_{ox}y^2}$ and $\beta_1 = \frac{qN_a t_{si} - 2C_{ox}V'_g}{\epsilon_{Si}t_{si} + C_{ox}t_{si}y - C_{ox}y^2}$

Next, solving (11) using boundary conditions $\phi_1(x) = \phi_{bi}$ at $x=0$ and $\phi_1(x) = \phi_{bi} + V_d$ at $x=L$ gives the expression for surface potential as

$$\phi_1(x) = c_1 e^{x/\lambda_1} + c_2 e^{-x/\lambda_1} + A_1 \quad (12)$$

Where, $\phi_{bi} = V_t \ln N_a N_d / n_i^2$ is the built in potential across the source/drain and channel junction, V_d is the drain voltage, c_1 and c_2 are the coefficients and A_1 is a constant given as

$$C_1 = \frac{\Phi_{bi}(1 - e^{-L/\lambda_1}) + V_d + A_1(e^{-L/\lambda_1} - 1)}{(e^{L/\lambda_1} - e^{-L/\lambda_1})}$$

$$C_2 = \frac{\Phi_{bi}(1 - e^{L/\lambda_1}) + V_d + A_1(e^{L/\lambda_1} - 1)}{(e^{-L/\lambda_1} - e^{L/\lambda_1})}$$

$$A_1 = \frac{-\beta_1}{\beta_0} = V_{g'} - \frac{qN_a t_{si}}{2C_{ox}}$$

λ is the natural length and λ_1 is its value at the interfaces i.e. at $y=0$ and t_{si} [29]. Natural length is defined as the parameter which indicates the drain field influence on the channel and thus characterizes the SCE. It mainly depends on the geometrical dimensions and its value should be as small as possible.

$$\lambda = \frac{1}{\sqrt{\beta_0}} = \sqrt{\frac{\epsilon_{si} t_{si} + C_{ox} t_{si} y - C_{ox} y^2}{2C_{ox}}} \quad (13)$$

$$\lambda_1 = \frac{1}{\sqrt{\beta_0(\text{at } y=0)}} = \sqrt{\frac{\epsilon_{si} t_{si}}{2C_{ox}}} \quad (14)$$

In DG MOSFETs the potential at the surface is less than the potential at the effective conductive path which is taken at $y = t_{si}/4$ [30]. Thus, it becomes necessary to determine the potential as the function of channel depth which can be done by defining the potential in terms of surface potential using equations (3)

$$\phi(x, y) = \alpha_1 \phi_1(x) - \alpha_2 V_g' \quad (15)$$

where, $\alpha_1 = 1 + \frac{C_{ox} y}{\epsilon_{si}} - \frac{C_{ox} y^2}{\epsilon_{si} t_{si}}$ and $\alpha_2 = \frac{C_{ox} y}{\epsilon_{si}} - \frac{C_{ox} y^2}{\epsilon_{si} t_{si}}$. Using equations (15) and (11) the differential equation for potential is obtained as

$$\frac{\partial^2 \phi(x, y)}{\partial x^2} - \beta_0' \phi(x, y) = \beta_1' \quad (16)$$

Where, $\beta_0' = \beta_0$, $\beta_1' = \frac{2C_{ox} V_g' (C' - 1) + qN_a t_{si}}{\epsilon_{si} t_{si}}$ and $C' = \frac{C_{ox} t_{si} y - C_{ox} y^2}{\epsilon_{si} t_{si} + C_{ox} t_{si} y - C_{ox} y^2}$

The solution for the above differential equation (16) using boundary conditions $\phi(x, y) = \phi_{bi}$ at $x=0$ and $\phi(x, y) = \phi_{bi} + V_d$ at $x=L$ is expressed as

$$\phi(x, y) = c_1' e^{x/\lambda} + c_2' e^{-x/\lambda} + \Lambda A_2 \quad (17)$$

where,

$$c_1' = \frac{\phi_{bi}(1 - e^{-L/\lambda}) + V_d + A_2(e^{-L/\lambda} - 1)}{(e^{L/\lambda} - e^{-L/\lambda})}$$

$$c_2' = \frac{\phi_{bi}(1 - e^{L/\lambda}) + V_d + A_2(e^{L/\lambda} - 1)}{(e^{-L/\lambda} - e^{L/\lambda})}$$

$$A_2 = \frac{-\beta_1'}{\beta_0'} = V_g' - \frac{qN_a(\epsilon_{si} t_{si} + C_{ox} t_{si} y - C_{ox} y^2)}{2 C_{ox} \epsilon_{si}}$$

Substituting the values of y at the two gates i.e. 0 and t_{si} , equation (17) reduces to (13) indicating that it is valid for determining potential in all regions in the channel.

3.4 Minimum potential

The lateral channel position x_{min} at which the channel potential reaches its minimum value (ϕ_{min}) can be determined by considering potential minima along the lateral x direction [31].

$$\frac{\partial \phi(x, y)}{\partial x} \text{ (at } x_{min}) = 0$$

$$x_{min} = \frac{L}{2} - \frac{\lambda}{2} \ln \left[\frac{(\phi_{bi} - A_1)(e^{L/\lambda} - 1) + V_{ds} e^{L/\lambda}}{(\phi_{bi} - A_1)(e^{L/\lambda} - 1) - V_{ds}} \right] \quad (18)$$

Equation (18) shows that the position of the minimum channel potential depends on the applied drain voltage. For zero drain voltage the minimum channel potential is at the middle of the channel length while it moves towards the source end as the drain voltage increases.

The value of ϕ_{min} evaluated by using (17) and (18) is

$$\phi_{min} = c_1' e^{x_{min}/\lambda} + c_2' e^{-x_{min}/\lambda} + A_2 \quad (19)$$

3.5 Subthreshold slope

The subthreshold slope (SS) is defined as the reciprocal of the slope of semilog I_D - V_g characteristic and it shows the rate of decrease in drain current with gate voltage below threshold level. Its unit is given in mV/decade.[37]

$$SS = \left(\frac{\partial \log I_D}{\partial V_g} \right)^{-1} \quad (20)$$

An analytical subthreshold slope expression is obtained based on the assumption that SS basically depends on the carrier concentration n_{\min} at minimum channel potential ϕ_{\min} located at a depth y in the silicon film[32]-[33]. The carrier concentration n_{\min} is given by $n_{\min} = (n_i^2/N_a) e^{\phi_{\min}/V_t}$

$$SS = \frac{\partial V_g}{\partial \log I_D} \approx \ln 10 \frac{\partial V_g}{\partial \ln n_{\min}} = \frac{V_t \ln 10}{\partial \phi_{\min} / \partial V_g} \quad (21)$$

$$\partial \phi_{\min} / \partial V_g = 1 + \frac{1}{(e^{2L/\lambda} - 1)} [(e^{3L/2\lambda} - e^{L/2\lambda})((\phi_{bi} - A_2)X_1 - PS) + X_2] \quad (22)$$

Where,

$$X_1 = \frac{1}{2} \left[V_d (e^{2L/\lambda} - 1) / ((\phi_{bi} - A_2)(e^{L/\lambda} - 1) - V_d)^2 \right] (x_s^{-1/2} - x_s^{-3/2})$$

$$X_s = \frac{(\phi_{bi} - A_2)(e^{L/\lambda} - 1) + V_d e^{L/\lambda}}{(\phi_{bi} - A_2)(e^{L/\lambda} - 1) - V_d}$$

$$PS = (x_s^{-1/2} + x_s^{1/2})$$

$$X_2 = -\frac{1}{2} V_d \left[V_d (e^{2L/\lambda} - 1) / ((\phi_{bi} - A_2)(e^{L/\lambda} - 1) - V_d)^2 \right] (e^{3L/2\lambda} x_s^{-3/2} - e^{L/2\lambda} x_s^{-1/2})$$

The subthreshold swing coefficient also known as the body effect coefficient is given in terms of subthreshold slope as

$$\eta = \frac{SS}{V_T \ln 10} \quad (23)$$

3.6 Threshold voltage

For ultra-thin double gate MOSFET with very small silicon film doping $N_a \leq 10^{16} \text{cm}^{-3}$ [26], the threshold voltage definition may be given as the gate voltage where minimum inversion sheet charge density Q_{inv} required for current conduction reaches the value Q_{th} [36]. This method of evaluating V_{th} is similar to the constant drain current V_{th} extraction method where $I_D / (W/L) = \text{constant}$.

The minimum potential inversion sheet charge density is obtained by integrating their spatial density for the entire thickness of the silicon film.

$$Q_{\text{inv}} = \int_0^{t_{\text{si}}} n_i e^{\phi_{\text{min}}/V_T} dy \quad (24)$$

$$A y = t_{\text{si}}/4,$$

$$Q_{\text{inv}} = \frac{t_{\text{si}}}{4} n_i e^{\phi_{\text{min}}/V_T} \quad (25)$$

At gate voltage equal to the threshold voltage V_{th} the value of inversion charge is $Q_{\text{inv}} = Q_{\text{th}}$ [42]. Upon evaluating equation (25) the expression for V_{th} is obtained as

$$V_{\text{th}} = V_{\text{FB}} + \frac{qN_a(\epsilon_{\text{Si}}t_{\text{Si}} + C_{\text{ox}}t_{\text{Si}}^2/4 - C_{\text{ox}}t_{\text{Si}}^2/16)}{2C_{\text{ox}}\epsilon_{\text{Si}}} + AK - B(\phi_{\text{bi}} - \kappa)^{1/2}(\phi_{\text{bi}} + V_d - \kappa) \quad (26)$$

$$\text{where, } \kappa = V_T \ln \frac{Q_{\text{th}}}{n_i t_{\text{Si}}}, A = \frac{e^{4L/\lambda} - 2e^{2L/\lambda} + 1}{(e^{L/\lambda} - 1)}, B = \frac{2e^{L/2\lambda}(e^{L/\lambda} + 1)}{(e^{L/\lambda} - 1)^2} \text{ and}$$

$$C = \frac{2e^{L/2\lambda} - 4e^{2L/\lambda} + 2e^{L/\lambda}}{(e^{L/\lambda} - 1)^4}.$$

Equation (26) shows that V_{th} depends on both the channel length and the silicon film thickness of the DG MOSFET. In long channel devices since the value of $\phi(x, y) = A_2$ [37] thus, the threshold voltage for long channel DG MOSFET is given as

$$V_{\text{th}} = V_{\text{FB}} + \frac{qN_a(\epsilon_{\text{Si}}t_{\text{Si}} + C_{\text{ox}}t_{\text{Si}}^2/4 - C_{\text{ox}}t_{\text{Si}}^2/16)}{2C_{\text{ox}}\epsilon_{\text{Si}}} + \kappa \quad (27)$$

Now, the threshold voltage roll-off showing the drop in threshold voltage of a device with reduction in its channel length can be determined by taking the difference of short channel threshold voltage at a particular drain voltage and long channel threshold voltage. The analytical expression of threshold voltage thus obtained is

$$\delta V_{th} = (A - 1)\kappa - B(\phi_{bi} - \kappa)^{1/2}(\phi_{bi} + V_d - \kappa)^{1/2} - C(2\phi_{bi} + V_d) \quad (28)$$

The value of Q_{th} has been evaluated from the expression

$$Q_{th} = 2 \times 10^{15} + \frac{1.9 \times 10^{12}}{L(m)} m^{-2} \quad (29)$$

which is generally obtained through a relationship that best matches the analytical expression of an undoped DG MOSFET with the simulation results. The value of Q_{th} used in this paper is given as

3.7 Drain current

To study the behavior and evaluate the characteristics of the DG MOSFET it is necessary to divide the transistor operation in two major regions and they are weak inversion region and strong inversion region. The current conduction mechanism from source to drain and the factors constituting current in these two regions are different as in weak inversion the current is due to diffusion because of few minority carriers and depletion region generated potential distribution and in strong inversion it is the drift current generated by the flow of inversion layer carriers under the electric field influence in the channel.

3.7.1 Subthreshold region current ($I_{D,sub}$)

A subthreshold region is also known as the weak inversion region that occurs at gate voltages lower than threshold voltage. The current in this region is basically due to minority carrier diffusion along the channel. The subthreshold current influenced by lower drain voltages close to 0V are modeled by BSIM drain current model [45]. But at high drain voltages, drain induced barrier lowering and channel length modulation influence the device characteristics to a large extent. In order to account these effects an additional parameter is included in the model equation, thus, an improved model is obtained for subthreshold current of symmetrical DG MOSFET.

The channel length modulation representing the shortening of channel length at higher drain voltages due to large drain field [47] can be modeled as

$$CLM = 1 + \left(\frac{\lambda}{L}\right)^{\gamma} e^{-\sqrt{\lambda/L} \left(\frac{V_{def}}{V_{gef} - V_{th}}\right)} \quad (30)$$

where, $\gamma = 1 - \sqrt{\lambda/L}$ is an empirical fitting parameter varying with channel length and series source to drain resistance.

Drain induced barrier lowering introduced at high drain voltages is modeled by introducing a drain voltage dependent parameter ηV_d in the exponential term which was earlier only the function of gate voltage. Hence, the model proposed by Meindl and Swanson [46] to represent the DIBL parameter related to the geometry of the transistor is modified by introducing an empirical fitting parameter D is expressed as

$$\eta = \frac{\epsilon_{si} D}{C_{ox} L}$$

Thus, the subthreshold current equation to better model for DG MOSFET is obtained as

$$I_{D,sub} = \mu C_{ox} \frac{2W}{L} V_T^2 e^{\varphi/V_T} (1 - e^{-V_d/V_T}) CLM \quad (31)$$

where, $\varphi = \frac{(V_g - V_{th})}{n} + \eta V_d$, n is the subthreshold coefficient taken from (23) and V_{th} is the short channel threshold voltage (26).

3.7.2 Strong inversion current ($I_{D,si}$)

When the MOSFET operates in the turn on condition with large inversion carrier density above threshold voltage it is said to be in the strong inversion region and the current conduction in this region is due to drift. Based on the work done by A. Tsormpatzoglou et al [47] the strong inversion drain current equation is taken as

$$I_{D,si} = \mu C_{si} \frac{16W}{L} V_t^2 \left[(q_s - q_d) - \frac{C_{si}}{C_{ox}} (q_s^2 - q_d^2) \right] CLM \quad (32)$$

The R_{sd} term accounts for the series source/drain resistance; CLM gives the channel length modulation from (30) and V_{th} is the short channel threshold voltage taken from (26). The normalized sheet charge density q_i is given through lambert function as

$$q_i = \frac{C_{ox}}{2C_{si}} \text{lambertW} \left[\frac{q}{C_{ox}} \sqrt{\frac{n_i^2 \epsilon_{Si}}{2KT N_a}} e^{\frac{V_g - \delta V_{th} - V_{FB} - V}{2V_T}} \right]$$

where, V is the electron quasi fermi potential varying from 0V at the source to V_d at the drain. Thus the source normalized sheet charge density q_s is calculated at $V=0$ and drain normalized sheet charge density q_d is obtained at $V=V_d$. The SCE is included by the δV_{th} parameter (28).

To obtain a compact drain current model a suitable interpolation function is used to match the subthreshold and strong inversion modes around threshold voltage of the form as follows

$$I_D = \frac{I_{D,sub} \times I_{D,si}}{(I_{D,sub}^\alpha + I_{D,si}^\alpha)^{1/\alpha}} \quad (33)$$

$$\alpha = 1.9 - \sqrt{1.2V_{ds}} \quad (34)$$

Equation (33) gives the drain current in the DG MOSFET at all values of gate and drain voltages and (34) show the interpolation function α expression used to best fit the simulation results.

The obtained model is also studied by considering the effect of fixed oxide charges present in thin oxide layers. This effect is included in the flatband voltage expression as

$$V_{FB} = W_{ms} - \frac{qN_f}{C_{ox}} \quad (35)$$

where, W_{ms} represents the workfunction difference between the metal and the semiconductor for the mid-gap metal gates. N_f is the fixed oxide charge density in cm^{-3} .

Chapter 4

4 Results and Discussion

The above derived drain current model expression and its parameters subthreshold slope and threshold voltage expressions are verified by comparison with the simulated result of the SILVACO (Atlas) TCAD simulator results using the classical drift diffusion approach. The results are obtained for devices with L/t_{si} ratio greater than 2 and taking the geometrical dimensions of the device as silicon film thickness $t_{si}=10\text{nm}$, silicon film doping concentration $N_a = 10^{15}\text{cm}^{-3}$, source/drain doping concentration $N_d = 10^{20}\text{cm}^{-3}$, channel width $W=50\text{nm}$, oxide thickness $t_{ox} = 2\text{nm}$, workfunction of mid-gap metal gate as $W_{ms} = 4.74\text{eV}$ and a constant mobility of $\mu = 500 \text{ cm}^2/\text{Vs}$ is used for simplicity.

4.1 Subthreshold Slope

Figure 2 shows the calculated values from the analytical subthreshold slope expression obtained in (21) is in good agreement with the simulated result for subthreshold slope for all values of channel length that are taken into consideration. The subthreshold slope values are evaluated for drain voltage value $V_d=1\text{V}$ and effective conducting path at $y = t_{si}/4$.




Figure 4-1: Comparison between the simulated (symbol) and analytical modeled (solid lines) subthreshold slope versus channel length

4.2 Threshold Voltage

The simulated and calculated threshold voltage values are plotted against different channel lengths for $t_{si} = 5, 10$ and 15nm . The calculated threshold voltage values agree well with simulation results over complete range of L value investigated for $t_{si} = 5\text{nm}$ and 10nm while it deviates slightly for $t_{si} = 15\text{nm}$ as the condition $L/t_{si} \geq 2$ is not satisfied for silicon film thickness of 15nm . Thus, it can be concluded that for devices satisfying $L/t_{si} \geq 2$ condition, this model adequately describes V_{th} . The drain voltage of $V_d = 1\text{V}$ is used and the value of Q_{th} has been evaluated from the expression given in equation (29).




Figure 4-2: Threshold voltage of undoped DG MOSFET at different silicon thickness and channel length. The symbols are simulated values while the solid lines represent the analytical values.

4.3 Drain Current

To study the behavior and evaluate the characteristics of the DG MOSFET it is necessary to divide the transistor operation in two major regions and they are weak inversion region and strong inversion region. The current conduction mechanism from source to drain and the factors constituting current in these two regions are different as in weak inversion the current is due to diffusion because of few minority carriers and depletion region generated potential distribution and in strong inversion it is the drift current generated by the flow of inversion layer carriers under the electric field influence in the channel.

Figure 4-3 and Figure 4-4 shows the characteristics of the symmetrical DG MOSFET for a channel length of 32nm and 45 nm respectively with zero series source to drain resistance by keeping the source and drain lateral length value to 5nm. The output characteristic shown in Figure 4-3(a) and Figure 4-4(a) is obtained at three different gate voltages $V_g = 0.65, 0.8$ and 1V. Similarly the linear and semi-logarithmic representation of the transfer characteristic shown in Figure 4-3 and Figure 4-4 (b) and (c) are obtained for drain voltages $V_d = 0.02, 0.3$ and 1V giving the model accuracy in both weak and strong inversion regions and for all range of drain voltage values. The threshold sheet charge carrier density used to define the threshold voltage is taken as $Q_{th} = 2.8 \times 10^{15} \text{cm}^{-3}$ for evaluating the C-V characteristics of the DG MOSFET at both the channel lengths 32 nm and 45 nm. A good agreement is achieved between the simulated and analytical results for both the channel lengths as seen through the results.

A finite source to drain series resistance significantly affects the device current-voltage characteristics. In Figure 4-5 the current-voltage characteristics of the analytical model is examined for a series resistance of $R_{sd} = 180 \Omega$ by taking the source/drain lateral length to be 50nm. Figure 4-5(a) shows the output characteristic of the device for different gate voltages while Figure 4-5(b) and (c) shows the linear and semi-logarithmic representation of the transfer characteristic at different gate voltage to verify the results for all regions of operation of a MOSFET. The analytical model and simulated results are obtained for a device of channel length 32nm. The proposed model is thus validated for different channel lengths and different series resistance in all regions of operation showing remarkable agreement with the simulated results.




Figure 4-3: Simulated (symbols) and model (solid lines) (a) output characteristic (b) transfer characteristic in linear representation (c) semi-logarithmic representation of the transfer characteristics of symmetrical DG MOSFET for channel length $L=32\text{nm}$, $t_{\text{si}}=10\text{nm}$, $t_{\text{ox}}=2\text{nm}$ and $R_{\text{sd}}=0$.




Figure 4-4: Simulated (symbols) and model (solid lines) (a) output characteristic (b) transfer characteristic in linear representation (c) semi-logarithmic representation of the transfer characteristics of symmetrical DG MOSFET for channel length $L=45\text{nm}$, $t_{\text{si}}=10\text{nm}$, $t_{\text{ox}}=2\text{nm}$ and $R_{\text{sd}}=0$.




Figure 4-5: Simulated (symbols) and model (solid lines) (a) output characteristic (b) transfer characteristic in linear representation (c) semi-logarithmic representation of the transfer characteristics of symmetrical DG MOSFET for channel length $L=32\text{nm}$, $t_{\text{si}}=10\text{nm}$, $t_{\text{ox}}=2\text{nm}$ and $R_{\text{sd}}=180\text{ohm}$.

4.4 Fixed Oxide Charge

The obtained current model is also studied by considering the effect of fixed oxide charges present in thin oxide layers and Figure 4-6 shows the effect of fixed oxide charge on the modeled and simulated drain current for different gate voltages. The drain current increases at higher values of fixed oxide charges due to decrease of the threshold voltage at these fixed oxide charges values.




Figure 4-6: Drain current variation simulated (symbol) and model (solid lines) with the oxide interface charge at different gate voltages

Chapter 5

5 Conclusion and Future Work

5.1 Conclusion

A 2D potential distribution based subthreshold slope and threshold voltage expressions have been obtained and embedded within the drain current model of symmetrical DG-MOSFET. These analytical model expressions are verified with the simulated results of SILVACO (Atlas) TCAD tool.

The subthreshold slope and threshold voltage variation for different channel length devices have been obtained. The output and transfer characteristics of the proposed drain current model at channel lengths of 32 nm and 45 nm with and without series source/drain resistance are compared with the simulation results. Finally, the effect of fixed oxide trap charges have been observed and compared with simulation results. The developed drain current model is in good agreement with the simulated results and may be feasible for compact model applications for well-designed devices with L/t_{si} ratio value greater than 2.

5.2 Scope for future work

This problem has several possible extensions that could be attempted as ongoing research work. Some specific recommendations based on the present work are as follows:

1. Present study can be well extended by adding other SCEs which are not considered such as GIDL, hot carrier effect etc and by taking mobility degradation and velocity saturation into consideration.
2. The present model follows classical drift-diffusion approach and can be studied for semi-classical modeling as well.
3. Quantum effects such as quantum confinement and nanoscale effects can also be incorporated into the model so that a more precise results are obtained.

APPENDIX A

A.1 SILVACO CODE for FD-DG MOSFET Transfer Characteristics for Channel length $L=32\text{nm}$ and lateral Source/Drain length is 1nm

COMMENT Program begins
go atlas

COMMENT Specifying rectangular MESH
meshspace.mult=1.0

COMMENT X-MESH with channel length 32nm and Source/Drain length 1nm
x.meshloc= -0.001spac=0.0025
x.meshloc=0.000spac=0.0025
x.meshloc=0.032 spac=0.0025
x.meshloc= 0.033spac=0.0025

COMMENT Y-MESH with oxide thickness 2nm and silicon film thickness 10nm
y.meshloc=-0.002 spac=0.001
y.meshloc=0.000spac=0.0001
y.meshloc=0.010 spac=0.001
y.meshloc=0.012 spac=0.001

*COMMENT*Defining regions
regionnum=1 y.min=-0.002 y.max=0.000 x.min=0.000x.max=0.032 oxide
regionnum=2 y.min=0.000y.max=0.010 x.min=-0.001x.max=0.033 silicon
regionnum=3 y.min=0.010 y.max=0.012 x.min=0.000x.max=0.032 oxide
regionnum=4 x.min=-0.001x.max= 0.000 y.min=-0.002 y.max=0.000 oxide
regionnum=5 x.min=0.032x.max=0.033y.min=-0.002 y.max=0.000 oxide
regionnum=6 x.min=-0.001x.max=0.000 y.min=0.010 y.max=0.012 oxide
regionnum=7 x.min=0.032 x.max=0.033y.min=0.010 y.max=0.012 oxide

*COMMENT*Defining electrodes
electrode name=gate x.min=0.000x.max=0.032 y.min=-0.002 y.max=-0.002
electrode name=gate2 x.min=0.000 x.max=0.032 y.min=0.012 y.max=0.012
electrode name=source x.min=-0.001x.max=0.000 y.min=0.000y.max=0.000
electrode name=drain x.min=0.032x.max=0.033y.min=0.000y.max=0.000

*COMMENT*Defining doping concentrations
doping uniform conc=1e15 p.typex.min=0 x.max=0.032 y.min=0 y.max=0.010
doping uniform conc=1e22 n.typex.min=-0.001x.max=-0.000001 y.min=0 y.max=0.010
doping uniform conc=1e22 n.typex.min=0.03299999 x.max=0.033y.min=0 y.max=0.010

COMMENT Saving the structure obtained from above code
saveoutf=dd_mos.str

COMMENT Defining constant mobility for silicon as $500\text{cm}^2/\text{Vs}$
MATERIAL MATERIAL=silicon MUN=500

COMMENT Gate workfunction specification and connecting both gates together
CONTACT NAME=gate WORKFUNCTION=4.74
CONTACT NAME=gate2 WORKFUNCTION=4.74 COMMON=gate short

COMMENT Saving the structure and plotting it on tonyplot
structoutfile=structure_dg.str
tonyplotstructure_dg.str

COMMENT Solving method specification

METHOD GUMMEL NEWTON trap

SOLVE init

save outf=dd_dgmos_1.log

COMMENT Drain voltages specification to obtain family of curves in output characteristic
solvevdrain=0.02OUTF=solve_vdrain1
solvevdrain=0.30OUTF=solve_vdrain2
solvevdrain=1.00OUTF=solve_vdrain3

COMMENT Ramp gate voltage
LOAD INFILE=solve_vdrain1
LOG OUTFILE=dgmos_vdrain_sweep1.log
SOLVE NAME=drain VGATE=0 VFINAL=1 VSTEP=0.1

LOAD INFILE=solve_vdrain2
LOG OUTFILE=dgmos_vdrain_sweep2.log
SOLVE NAME=gate VGATE=0 VFINAL=1.0 VSTEP=0.1

LOAD INFILE=solve_vdrain3
LOG OUTFILE=dgmos_vdrain_sweep3.log
SOLVE NAME=gate VGATE=0 VFINAL=1.0 VSTEP=0.1

Quit

A.2 SILVACO CODE for FD-DG MOSFET Output Characteristic for Channel length $L=32\text{nm}$ and lateral Source/Drain length is 1nm

COMMENT Program begins
go atlas

COMMENT Specifying rectangular MESH
meshspace.mult=1.0

COMMENT X-MESH with channel length 32nm and Source/Drain length 1nm
x.meshloc= -0.001 spac=0.0025
x.meshloc=0.000 spac=0.0025
x.meshloc=0.032 spac=0.0025
x.meshloc= 0.033 spac=0.0025

COMMENT Y-MESH with oxide thickness 2nm and silicon film thickness 10nm
y.meshloc=-0.002 spac=0.001
y.meshloc=0.000 spac=0.0001
y.meshloc=0.010 spac=0.001
y.meshloc=0.012 spac=0.001

COMMENT Defining regions
regionnum=1 y.min=-0.002 y.max=0.000 x.min=0.000 x.max=0.032 oxide
regionnum=2 y.min=0.000 y.max=0.010 x.min= -0.001 x.max= 0.033 silicon
regionnum=3 y.min=0.010 y.max=0.012 x.min=0.000 x.max=0.032 oxide
regionnum=4 x.min= -0.001 x.max= 0.000 y.min=-0.002 y.max=0.000 oxide
regionnum=5 x.min=0.032 x.max= 0.033 y.min=-0.002 y.max=0.000 oxide
regionnum=6 x.min= -0.001 x.max=0.000 y.min=0.010 y.max=0.012 oxide
regionnum=7 x.min=0.032 x.max= 0.033 y.min=0.010 y.max=0.012 oxide

COMMENT Defining electrodes
electrode name=gate x.min=0.000 x.max=0.032 y.min=-0.002 y.max=-0.002
electrode name=gate2 x.min=0.000 x.max=0.032 y.min=0.012 y.max=0.012
electrode name=source x.min=-0.001 x.max=0.000 y.min=0.000 y.max=0.000
electrode name=drain x.min=0.032 x.max=0.033 y.min=0.000 y.max=0.000

COMMENT Defining doping concentrations
doping uniform conc=1e15 p.type x.min=0 x.max=0.032 y.min=0 y.max=0.010
doping uniform conc=1e22 n.type x.min=-0.001 x.max=-0.000001 y.min=0 y.max=0.010
doping uniform conc=1e22 n.type x.min=0.03299999 x.max=0.033 y.min=0 y.max=0.010

COMMENT Saving the structure obtained from above code
saveoutf=dd_mos.str

COMMENT Defining constant mobility for silicon as $500\text{cm}^2/\text{Vs}$
MATERIAL MATERIAL=silicon MUN=500

COMMENT Gate workfunction specification and connecting both gates together
CONTACT NAME=gate WORKFUNCTION=4.74
CONTACT NAME=gate2 WORKFUNCTION=4.74 COMMON=gate short

COMMENT Saving the structure and plotting it on tonyplot
structoutfile=structure_dg.str
tonyplotstructure_dg.str

COMMENT Solving method specification

METHOD GUMMEL NEWTON trap

SOLVE init

save outf=dd_dgmos_1.log

COMMENT Gate voltages specification to obtain family of curves in output characteristic
solvevgate=0.65 OUTF=solve_vgate1
solvevgate=0.80OUTF=solve_vgate2
solvevgate=1.00OUTF=solve_vgate3

COMMENT Ramp drain voltage

LOAD INFILE=solve_vgate1

LOG OUTFILE=dgmos_vgate_sweep1.log

SOLVE NAME=drain VDRAIN=0 VFINAL=1 VSTEP=0.1

LOAD INFILE=solve_vgate2

LOG OUTFILE=dgmos_vgate_sweep2.log

SOLVE NAME=gate VDRAIN=0 VFINAL=1.0 VSTEP=0.1

LOAD INFILE=solve_vgate3

LOG OUTFILE=dgmos_vgate_sweep3.log

SOLVE NAME=gate VDRAIN=0 VFINAL=1.0 VSTEP=0.1

Quit

A.3 SILVACO CODE for FD-DG MOSFET Output Characteristics for Channel length $L=32\text{nm}$ and lateral Source/Drain length is 50nm

COMMENT Program begins
go atlas

COMMENT Specifying rectangular MESH
meshspace.mult=1.0

COMMENT X-MESH with channel length 32nm and Source/Drain length 50nm
x.meshloc=-0.05 spac=0.0025
x.meshloc=0.000spac=0.0025
x.meshloc=0.032 spac=0.0025
x.meshloc= 0.082 spac=0.0025

COMMENT Y-MESH with oxide thickness 2nm and silicon film thickness 10nm
y.meshloc=-0.002 spac=0.001
y.meshloc=0.000spac=0.0001
y.meshloc=0.010 spac=0.001
y.meshloc=0.012 spac=0.001

*COMMENT*Defining regions
regionnum=1 y.min=-0.002 y.max=0.000 x.min=0.000x.max=0.032 oxide
regionnum=2 y.min=0.000y.max=0.010 x.min=-0.050 x.max=0.082 silicon
regionnum=3 y.min=0.010 y.max=0.012 x.min=0.000x.max=0.032 oxide
regionnum=4 x.min=-0.050 x.max= 0.000 y.min=-0.002 y.max=0.000 oxide
regionnum=5 x.min=0.032x.max=0.082 y.min=-0.002 y.max=0.000 oxide
regionnum=6 x.min=-0.050x.max=0.000 y.min=0.010 y.max=0.012 oxide
regionnum=7 x.min=0.032 x.max=0.082 y.min=0.010 y.max=0.012 oxide

*COMMENT*Defining electrodes
electrode name=gate x.min=0.000x.max=0.032 y.min=-0.002 y.max=-0.002
electrode name=gate2 x.min=0.000 x.max=0.032 y.min=0.012 y.max=0.012
electrode name=source x.min=-0.050 x.max=0.000 y.min=0.000y.max=0.000
electrode name=drain x.min=0.032 x.max=0.082 y.min=0.000y.max=0.000

*COMMENT*Defining doping concentrations
doping uniform conc= $1\text{e}15$ p.typex.min=0 x.max=0.032 y.min=0 y.max=0.010
doping uniform conc= $1\text{e}22$ n.typex.min=-0.050 x.max=-0.000001 y.min=0 y.max=0.010
doping uniform conc= $1\text{e}22$ n.typex.min=0.03299999 x.max=0.082 y.min=0 y.max=0.010

COMMENT Saving the structure obtained from above code
saveoutf=dd_mos.str

COMMENT Defining constant mobility for silicon as $500\text{cm}^2/\text{Vs}$
MATERIAL MATERIAL=silicon MUN=500

COMMENT Gate workfunction specification and connecting both gates together
CONTACT NAME=gate WORKFUNCTION=4.74
CONTACT NAME=gate2 WORKFUNCTION=4.74 COMMON=gate short

COMMENT Saving the structure and plotting it on tonyplot
structoutfile=structure_dg.str
tonyplotstructure_dg.str

COMMENT Solving method specification

METHOD GUMMEL NEWTON trap

SOLVE init

save outf=dd_dgmos_1.log

COMMENT Gate voltages specification to obtain family of curves in output characteristic
solvevgate=0.65 OUTF=solve_vgate1
solvevgate=0.80OUTF=solve_vgate2
solvevgate=1.00OUTF=solve_vgate3

COMMENT Ramp drain voltage

LOAD INFILE=solve_vgate1

LOG OUTFILE=dgmos_vgate_sweep1.log

SOLVE NAME=drain VDRAIN=0 VFINAL=1 VSTEP=0.1

LOAD INFILE=solve_vgate2

LOG OUTFILE=dgmos_vgate_sweep2.log

SOLVE NAME=gate VDRAIN=0 VFINAL=1.0 VSTEP=0.1

LOAD INFILE=solve_vgate3

LOG OUTFILE=dgmos_vgate_sweep3.log

SOLVE NAME=gate VDRAIN=0 VFINAL=1.0 VSTEP=0.1

Quit

A.4 SILVACO CODE for FD-DG MOSFET Transfer Characteristics for Channel length $L=32\text{nm}$ and lateral Source/Drain length is 50nm

COMMENT Program begins
go atlas

COMMENT Specifying rectangular MESH
meshspace.mult=1.0

COMMENT X-MESH with channel length 32nm and Source/Drain length 50nm
x.meshloc=-0.05 spac=0.0025
x.meshloc=0.000spac=0.0025
x.meshloc=0.032 spac=0.0025
x.meshloc= 0.082 spac=0.0025

COMMENT Y-MESH with oxide thickness 2nm and silicon film thickness 10nm
y.meshloc=-0.002 spac=0.001
y.meshloc=0.000spac=0.0001
y.meshloc=0.010 spac=0.001
y.meshloc=0.012 spac=0.001

*COMMENT*Defining regions
regionnum=1 y.min=-0.002 y.max=0.000 x.min=0.000x.max=0.032 oxide
regionnum=2 y.min=0.000y.max=0.010 x.min=-0.050 x.max=0.082 silicon
regionnum=3 y.min=0.010 y.max=0.012 x.min=0.000x.max=0.032 oxide
regionnum=4 x.min=-0.050 x.max= 0.000 y.min=-0.002 y.max=0.000 oxide
regionnum=5 x.min=0.032x.max=0.082 y.min=-0.002 y.max=0.000 oxide
regionnum=6 x.min=-0.050x.max=0.000 y.min=0.010 y.max=0.012 oxide
regionnum=7 x.min=0.032 x.max=0.082 y.min=0.010 y.max=0.012 oxide

*COMMENT*Defining electrodes
electrode name=gate x.min=0.000x.max=0.032 y.min=-0.002 y.max=-0.002
electrode name=gate2 x.min=0.000 x.max=0.032 y.min=0.012 y.max=0.012
electrode name=source x.min=-0.050 x.max=0.000 y.min=0.000y.max=0.000
electrode name=drain x.min=0.032 x.max=0.082 y.min=0.000y.max=0.000

*COMMENT*Defining doping concentrations
doping uniform conc=1e15 p.typex.min=0 x.max=0.032 y.min=0 y.max=0.010
doping uniform conc=1e22 n.typex.min=-0.050 x.max=-0.000001 y.min=0 y.max=0.010
doping uniform conc=1e22 n.typex.min=0.03299999 x.max=0.082 y.min=0 y.max=0.010

COMMENT Saving the structure obtained from above code
saveoutf=dd_mos.str

COMMENT Defining constant mobility for silicon as $500\text{cm}^2/\text{Vs}$
MATERIAL MATERIAL=silicon MUN=500

COMMENT Gate workfunction specification and connecting both gates together
CONTACT NAME=gate WORKFUNCTION=4.74
CONTACT NAME=gate2 WORKFUNCTION=4.74 COMMON=gate short

COMMENT Saving the structure and plotting it on tonyplot
structoutfile=structure_dg.str
tonyplotstructure_dg.str

COMMENT Solving method specification

METHOD GUMMEL NEWTON trap

SOLVE init

save outf=dd_dgmos_1.log

COMMENT Drain voltages specification to obtain family of curves in output characteristic
solvevdrain=0.02OUTF=solve_vdrain1
solvevdrain=0.30OUTF=solve_vdrain2
solvevdrain=1.00OUTF=solve_vdrain3

COMMENT Ramp gate voltage

LOAD INFILE=solve_vdrain1

LOG OUTFILE=dgmos_vdrain_sweep1.log

SOLVE NAME=drain VGATE=0 VFINAL=1 VSTEP=0.1

LOAD INFILE=solve_vdrain2

LOG OUTFILE=dgmos_vdrain_sweep2.log

SOLVE NAME=gate VGATE=0 VFINAL=1.0 VSTEP=0.1

LOAD INFILE=solve_vdrain3

LOG OUTFILE=dgmos_vdrain_sweep3.log

SOLVE NAME=gate VGATE=0 VFINAL=1.0 VSTEP=0.1

Quit

APPENDIX B

B.1 MATLAB CODE of FD-DG MOSFET output characteristics obtained with proposed Drain Current Model t

```

clearall;
clc;

VT= 26e-3 ;%thermal voltage in (V)
ni= 1.45e16 ;           %intrinsic concentration in (1/m3)
q= 1.6e-19 ;%electronic charge (C)
esi= 1.05315e-10;      %silicon dielectric constant=11.7 multiplied with e0=8.85e-12
(F/m)
eox= 3.4515e-11;      %oxide dielectric constant=3.9 multiplied with e0=8.85e-12 (F/m)
tox=2.0e-9;           %oxide thickness (m)
tsi=10.0e-9;          % silicon thickness (m)
T=300;                 % room temperature (K)
K=1.381e-23;           % boltzmanconstant(J/K)
W=50e-9;               % width of channel (m)
L=32e-9;               %length of channel (m)
Nd=1e26;               %doping concentration of source/drain (1/m3)
Na=1e21;               %doping concentration of channel (1/m3)
u0=500e-4;           % mobility (m2/Vs)
Vbi= VT*log((Na*Nd)/ni.^2) %built in potential of source/drain and channel junction (V)
FPp=VT*log(Na/ni); % fermi potential of bulk(i.e. ptype substrate)(V)
Vfb1= - (VT*log(Na/ni)); % mid band gap metal flat band voltage (V)
Nf=5e16;% oxide trap charge density (1/m3)
Cox=eox/tox; % Oxide capacitance per unit area (F/m2)
OIC=(q*Nf)/Cox; %oxide charges (C)
Vfb=Vfb1-OIC;         % flatband voltage (V)
I= esi*tox*tsi;
J= 2*eox;
M= eox*3*tsi;
N= esi*16*tox;
lamda= sqrt((I/J)*(1+(M/N))); % Natural length (m)
c=1;
for Vg=0:0.01:1
if (Vg==0.65 || Vg==0.8 || Vg==1)
e=1;
for Vd=0:0.1:1

%threshold voltage calculation

Qth=(2e11+(0.9e10/L))*1e4; % threshold voltage sheet charge carrier density (1/m3)
Ai3=(q*Na*((esi*tox*tsi)+(0.75*eox*(tsi.^2)))/(2*eox*esi);
Xt1=VT*log(Qth/(ni*tsi));
Xt2=L/lamda;
Zt=exp(Xt2)-1;
At=(exp(4*Xt2)-(2*exp(2*Xt2))+1)/(Zt.^4);

```

```

Bt=((2*exp(Xt2/2))*(1+exp(Xt2)))/(Zt.^2);
Ct=((2*exp(3*Xt2))-4*exp(Xt2*2))+2*exp(Xt2))/(Zt.^4);

Vth=Vfb+Ai3+((At*Xt1)-(Bt*sqrt(Vbi-Xt1)*sqrt(Vbi+Vd-Xt1))-(Ct*((2*Vbi)+Vd)));
%threshold voltage short channel

dVth=((At-1)*Xt1)-(Bt*sqrt(Vbi-Xt1)*sqrt(Vbi+Vd-Xt1))-(Ct*(2*Vbi+Vd));
% threshold voltage roll-off

% Vthcaln ends

% subthreshold region calculation

Xs1=(exp((2*L)/lamda))-1;
A3=Vg-Vfb-Ai3;
Xs2=Vbi-A3;
Xs3=(exp(L/lamda))-1;
Xs=(Vd*Xs1)/(((Xs2*Xs3)-Vd).^2);
xs=((Xs2*Xs3)+(Vd*(exp(L/lamda))))/((Xs2*Xs3)-Vd);
a=xs.^(-0.5);
b=xs.^(-1.5);
c=exp((3*L)/(2*lamda));
d=exp(L/(2*lamda));
Xss1=0.5*Xs*(a-b);
Xss2=(-0.5)*Vd*Xs*((b*c)+(a*d));
K1=1/((exp((2*L)/lamda))-1);
K2=c-d;
Ps=(xs.^(-0.5))+xs.^0.5);
Xss3=1+K1*((K2*((Vbi-A3)*Xss1)-Ps))+Xss2);
n=1/Xss3;
ss=Vt*log(10)*n;

%subthreshold slope calc ends

% Channel length modulation calculation
u=1;
O=lamda/(L);
A=u-sqrt(O);
P=2*Vths;
R=(Vg/Vths).^2;
Vgeff=P+((Vg-P)*tanh(R));
S=(1.5*Vd)/Vgeff;
Vdeff=Vd*tanh(S*S);
Fclm=1+((O.^A)*(Vdeff/(Vgeff-Vths)));

% Channel length modulation calculation ends

% drain current calculation

%series resistance parameter calculation

```

```

rsd=180;
r= (4*W*ueff*Cox*rsd*(Vg-Vth))/L;
Rsd=1/(1+r);

% calculation ends

%DIBL parameter calculation

D=0.4;
neta= (esi*D)/(Cox*L);
nw= ((Vg-Vths)/(n*VT))+((neta*Vd)/VT);
A1= exp(nw);

% calculation ends

B= 1-exp(-Vd/VT);

% subthreshold current equation

Isub(e)=((u0*2*W*eoX*(Vt*Vt)*(exp(nw))*A1*B)/(L*tox))*Fclm;

%strong inversion drain equation

D1= (ni*ni*esi)/(2*K*T*Na);
E= (q*tox)/eoX;
F= sqrt(D1);
G=2*Vt;
H=(eoX*tsi)/(2*esi*tox);
Cs= (Vg+dVth-Vfb);
Cd= (Vg+dVth-Vfb-Vd);
qis= H*lambertw(E*F*exp(Cs/G));
qid= H*lambertw(E*F*exp(Cd/G));

U=(u0*2*W*2*esi)/(L*tsi);
U1=G*G;
U2= (esi*tox)/(eoX*tsi);

Idsi(e)= U*U1*((qis-qid)+(U2*((qis.^2)-(qid.^2))))*Fclm*Rsd;
x=1.2*Vd;
m=1.9-sqrt(x);
% total drain current
Id(e)=(Isub(e)*Idsi(e))/(((Isub(e).^m)+(Idsi(e).^m)).^(1/m));
e=e+1;
end
Vd=0:0.1:1
Plot(Vd,Id);
end
c=c+1;
end

```

B.2 MATLAB CODE of FD-DG MOSFET transfer characteristics obtained with proposed Drain Current Model t

```

clearall;
clc;

VT= 26e-3 ;%thermal voltage in (V)
ni= 1.45e16 ; %intrinsic concentration in (1/m3)
q= 1.6e-19 ;%electronic charge (C)
esi= 1.05315e-10; %silicon dielectric constant=11.7 multiplied with e0=8.85e-12
(F/m)
eox= 3.4515e-11; %oxide dielectric constant=3.9 multiplied with e0=8.85e-12 (F/m)
tox=2.0e-9; %oxide thickness (m)
tsi=10.0e-9; % silicon thickness (m)
T=300; % room temperature (K)
K=1.381e-23; % boltzmanconstant(J/K)
W=50e-9; % width of channel (m)
L=32e-9; % length of channel (m)
Nd=1e26; %doping concentration of source/drain (1/m3)
Na =1e21; %doping concentration of channel (1/m3)
u0=500e-4; % mobility (m2/Vs)
Vbi= VT*log((Na*Nd)/ni.^2) %built in potential of source/drain and channel junction (V)
FPp=VT*log(Na/ni); %fermi potential of bulk(i.e. ptype substrate)(V)
Vfb1= - (VT*log(Na/ni)); % mid band gap metal flat band voltage (V)
Nf=5e16;% oxide trap charge density (1/m3)
Cox=eox/tox; % Oxide capacitance per unit area (F/m2)
OIC=(q* Nf)/Cox; %oxide charges (C)
Vfb=Vfb1-OIC; % flatband voltage (V)
I= esi*tox*tsi;
J= 2*eox;
M= eox*3*tsi;
N= esi*16*tox;
lamda= sqrt((I/J)*(1+(M/N))); % Natural length (m)

% plotting family of curves
c=1;
forVd=0:0.01:1
if (Vd==0.02 || Vd==0.3 || Vd==1)
e=1;
for Vg=0:0.1:1

%threshold voltage calculation

Qth=(2e11+(0.9e10/L))*1e4; % threshold voltage sheet charge carrier density (1/m3)
Ai3=(q*Na*((esi*tox*tsi)+(0.75*eox*(tsi.^2)))/(2*eox*esi);
Xt1=VT*log(Qth/(ni*tsi));
Xt2=L/lamda;
Zt=exp(Xt2)-1;
At=(exp(4*Xt2)-(2*exp(2*Xt2))+1)/(Zt.^4);
Bt=(2*exp(Xt2/2))*(1+exp(Xt2))/(Zt.^2);

```

```

Ct=((2*exp(3*Xt2))-(4*exp(Xt2*2))+(2*exp(Xt2)))/(Zt.^4);

Vth=Vfb+Ai3+((At*Xt1)-(Bt*sqrt(Vbi-Xt1)*sqrt(Vbi+Vd-Xt1))-(Ct*((2*Vbi)+Vd)));
% threshold voltage short channel

dVth=((At-1)*Xt1)-(Bt*sqrt(Vbi-Xt1)*sqrt(Vbi+Vd-Xt1))-(Ct*(2*Vbi+Vd));
% threshold voltage roll-off

% Vthcaln ends

% subthreshold region calculation

Xs1=(exp((2*L)/lamda))-1;
A3=Vg-Vfb-Ai3;
Xs2=Vbi-A3;
Xs3=(exp(L/lamda))-1;
Xs=(Vd*Xs1)/(((Xs2*Xs3)-Vd).^2);
xs=((Xs2*Xs3)+(Vd*(exp(L/lamda))))/((Xs2*Xs3)-Vd);
a=xs.^(-0.5);
b=xs.^(-1.5);
c=exp((3*L)/(2*lamda));
d=exp(L/(2*lamda));
Xss1=0.5*Xs*(a-b);
Xss2=(-0.5)*Vd*Xs*((b*c)+(a*d));
K1=1/((exp((2*L)/lamda))-1);
K2=c-d;
Ps=(xs.^(-0.5))+(xs.^0.5);
Xss3=1+K1*((K2*((Vbi-A3)*Xss1)-Ps))+Xss2);
n = 1/Xss3;
ss=Vt*log(10)*n;

%subthreshold slope calc ends

% Channel length modulation calculation
u = 1;
O= lamda/(L);
A= u-sqrt(O);
P= 2*Vths;
R= (Vg/Vths).^2;
Vgeff= P+((Vg-P)*tanh(R));
S=(1.5*Vd)/Vgeff;
Vdeff= Vd*tanh(S*S);
Fclm= 1+((O.^A)*(Vdeff/(Vgeff-Vths)));

% Channel length modulation calculation ends

% drain current calculation

%series resistance parameter calculation

rsd=180;

```

```

r= (4*W*ueff*Cox*rsd*(Vg-Vth))/L;
Rsd=1/(1+r);

% calculation ends

%DIBL parameter calculation

D=0.4;
neta= (esi*D)/(Cox*L);
nw= ((Vg-Vths)/(n*VT))+((neta*Vd)/VT);
A1= exp(nw);

% calculation ends

B= 1-exp(-Vd/VT);

% subthreshold current equation

Isub(e)=((u0*2*W*eox*(Vt*Vt)*(exp(nw))*A1*B)/(L*tox))*Fclm;

% strong inversion drain equation

D1= (ni*ni*esi)/(2*K*T*Na);
E= (q*tox)/eox;
F= sqrt(D1);
G=2*Vt;
H=(eox*tsi)/(2*esi*tox);
Cs= (Vg+dVth-Vfb);
Cd= (Vg+dVth-Vfb-Vd);
qis= H*lambertw(E*F*exp(Cs/G));
qid= H*lambertw(E*F*exp(Cd/G));

U=(u0*2*W*2*esi)/(L*tsi);
U1=G*G;
U2= (esi*tox)/(eox*tsi);

Idsi(e)= U*U1*(((qis-qid)+(U2*((qis.^2)-(qid.^2))))*Fclm*Rsd;
x=1.2*Vd;
m=1.9-sqrt(x);

% total drain current
Id(e)=(Isub(e)*Idsi(e))/(((Isub(e).^m)+(Idsi(e).^m)).^(1/m));
e=e+1;
end
Vg=0:0.1:1
Plot (Vg,Id);
%semilogy(Vg,Id)
end
c=c+1;
end

```

References

- [1] G.E.Moore, "Cramming more components onto integrated circuits," *Electronics*, vol. 38, pp. 114 -117, 1965.
- [2] G. E. Moore, "No Exponential is forever: But "Forever" Can be delayed!" *IEEE ISSCC Tech. Digest*, pp. 20-23, 2003.
- [3] Y. Taur, D. A. Buchanan, W. Chenetal "CMOSscaling into the nanometer regime," *Proceedings of the IEEE*, vol. 85, pp. 486-504, 1997.
- ..1
- [4] D.-L. Kwong, "CMOS integration issues with high-k gate stack," in *Proceedings of the 11th International Symposium on the Physical and Failure Analysis of Integrated Circuits*, pp.17-20, 2004.
- [5] T. Tanaka, T. Usuki, T. Futatsugi, et al "Vth fluctuation induced by statistical variation of pocket dopant profile," *IEEE InternationalElectron Devices Meeting*, pp.271-274, 2000.
- [6] AnuragChaudhry and M. Jagadesh Kumar, "Controlling Short-channel Effects in Deep Submicron SOI MOSFETs for Improved Reliability: A Review", *IEEE Trans. on Device and Materials Reliability*, Vol.4, pp.99-109, March 2004.
- [7] B. Doyle, B. Boyanov, S. Datta, et al "Tri-Gate fully-depleted CMOS transistors: fabrication design and layout," *Symposium on VLSI Technology*, pp. 133-134,2003.
- [8] Tim Grotjohnd and Bernd Hoefflinger, "A Parametric Short-Channel MOS Transistor Model for Subthreshold and Strong Inversion Current", *IEEEJournal Of Solid-StateCircuits*, Vol. Sc-19, No.1,February 1984.
- [9] Fundamentals of Modern VLSI Devices. New York: *Cambridge Univ. Press*, 1998, ch.3, pp.120–128.
- [10] Kaushik Roy, SaibalMukhopadhyay and Hamid Mahmoodi-Meimand "Leakage Current Mechanisms and Leakage Reduction Techniques in Deep SubmicrometerCMOS Circuits", *Proceedings of the IEEE*, Vol. 91, No. 2, February 2003.
- [11] B.J.Sheu, D.L.Scharfetter, P.K.Ko, M.C.Jeng, "BSIM: Berkeley Short-Channel IGFET Model for MOS Transistors," *IEEE J. Solid-State Circuits*, Vol. 22, pp. 558–566, 1987.
- [12] Low-Power CMOS VLSI Circuit Design. New York: *Wileypublication*, 2000, ch.2, pp.27–28.
- [13] Lecture of Hot carrier effect by viveksubramaniam from the following link http://webcast.berkeley.edu/course_details.php?seriesid=1906978281
- [14] Fundamentals of Modern VLSI Devices. New York: *Cambridge Univ. Press*, ch.2, pp.99–100, 1998.

-
- [15] Y.Taur and T.H.Ning, "Fundamentals of Modern VLSI Devices" New York: *Cambridge Univ. Press*, ch. 3, pp.140–143, 1998.
- [16] D.K.Sadana and M.Current, "Fabrication of Silicon-On-Insulator (SOI) Wafers Using Ion Implantation", in *Ion Implantation Science and Technology*, pp. 341-374, 2000.
- [17] J.P. Colinge, "Silicon-On-Insulator-Materials to VLSI", *springer publication*, 1997.
- [18] Zhixian Jiao, "Implementation of a fully depleted delta channel SOI NMOSFET", *university of Toronto*, 2000.
- [19] G.A.Brown, P.M.Zeitoff, G.Bersuker, and H.R.Huff, "Scaling CMOS: materials and devices," *Materials Today*, p.20-25, Jan 2004.
- [20] S.Cristoloveanu and S.S. Li, "Electrical Characterization of SOI Materials and Devices", *Springer International Series in Engineering and Computer Science*, Vol. 305, 1995.
- [21] T. Sekigawa and Y. Hayashi, "Calculated threshold voltage characteristics of an XMOS transistor having an additional bottom gate," *Solid-State Electronics*, Vol. 27, No. 8-9, pp. 827-828, 1984.
- [22] X. Baie and J. P. Colinge, "Two-dimensional confinement effects in gate-all-around (GAA) MOSFETS," *Solid-State Electronics*, Vol. 42, pp. 499-504, April 1998.
- [23] F. Balestra, S. Cristoloveanu, M. Menachir, J. Brini, and T. Elewa, "Double-Gate Silicon-on-Insulator transistor with volume inversion: A new device with greatly enhanced performance," *IEEE Electron Device Letters*, Vol. 8, pp. 410-412, September 1987.
- [24] L.Chang, S.Tang, T.-J.King, J.Bokor, and C.Hu, "Gate length scaling and threshold voltage control of double-gate MOSFETs," *IEEE International Electron Devices Meeting*, pp. 719-22, 2000.
- [25] T.Tanaka, K Suzuki, H.Horie, and T.Sugii, "Ultrafast operation of V_{th} -adjusted p+-n+ double-gate SOI MOSFET's," *IEEE Electron Device Letters*, vol. 15, pp.386-388, 1994.
- [26] Y.Taur, "Analytic solutions of charge and capacitance in symmetric and asymmetric double-gate MOSFETs," *IEEE Trans. Electron Devices*, vol. 48, no. 12, pp. 2861–2869, Dec. 2001.
- [27] Q. Chen and J. D. Meindl, "Nanoscale metal-oxide-semiconductor field effect transistors: Scaling limits and opportunities," *Nanotechnology IOP Science*, vol. 15, no. 10, pp. S549–S555, Oct. 2004.
- [28] T. Toyabe and S. Asai, "Analytical models of threshold voltage and breakdown voltage of short-channel MOSFET's derived from two-dimensional analysis", *IEEE J. Solid-State Circuits*, vol. SC-14, p.375, 1979.
- [29] R. Y. Yan, A. Ourmazd, and K. F. Lee, "Scaling the Si MOSFET: From bulk to SOI to bulk," *IEEE Trans. Electron Devices*, vol. 39, no. 7, pp. 1704–1710, Jul. 1992

- [30] S.-H. Oh, D. Monroe, and J. M. Hergenrother, "Analytic description of short-channel effects in fully-depleted double-gate and cylindrical, surrounding-gate MOSFETs," *IEEE Electron Device Letters.*, vol. 21, no. 9, pp. 445–447, Sep. 2000.
- [31] K. K. Young, "Short-channel effect in fully depleted SOI MOSFETs", *IEEE Trans. Electron Devices*, vol. 36, no. 2, pp. 399–402, Feb. 1989.
- [32] Y. Tosaka, K. Suzuki, and T. Sugii, "Scaling-parameter-dependent model for subthreshold swing S in double-gate SOI MOSFETs," *IEEE Electron Device Letters.*, vol. 15, no. 11, pp. 466–468, Nov. 1994.
- [33] K. Suzuki, Y. Tosaka, and T. Sugii, "Analytical threshold voltage model for short channel double-gate SOI MOSFETs", *IEEE Trans. Electron Devices*, vol. 43, no. 7, pp. 1166–1168, Jul. 1996.
- [34] C. T. Lee and K. K. Young, "Submicrometer near-intrinsic thin-film SOI complementary MOSFET's," *IEEE Trans. Electron Devices*, vol. 36, pp. 2537–2547, Nov. 1989.
- [35] Y. Ma, Z. Li, L. Tian, and Z. Yu, "Effective density-of-states approach to QM correction in MOS structures," *Solid State Electron.*, vol. 44, no. 3, pp. 401–407, Mar. 2000.
- [36] A. Tsormpatzoglou, C.A. Dimitriadis, R. Clerc, Q. Rafhay, G. Pananakakis, G. Ghibaudo, "Threshold voltage model for short-channel undoped symmetrical double-gate MOSFETs," *IEEE Trans. Electron Devices.*, vol.55, pp. 2512–2516, Sep. 2008.
- [37] A. Tsormpatzoglou, C.A. Dimitriadis, R. Clerc, Q. Rafhay, G. Pananakakis, G. Ghibaudo, "Semi-analytical modeling of short-channel effects in Si and Ge symmetrical double-gate MOSFETs," *IEEE Trans. Electron Devices.*, vol.54, pp. 1943–1952, Aug. 2007.
- [38] S. Malobabic, A. Ortiz-Conde, F.J. Garcia Sanchez, "Modeling the Undoped-Body Symmetric Dual-Gate MOSFET", *Proc. Fifth Int. Caracas Conf. on Devices, Circuits and Systems*, Dominican Republic, pp. 19–25, Nov. 2004.
- [39] Y. Taur, X. Liang, W. Wang, H. Lu, "A continuous, analytic drain-current model for DG MOSFETs" *IEEE Electron Device Letters.*, vol.25, pp.107–109, Feb.2004.
- [40] X. Liang and Y. Taur, "A 2-D analytical solution for SCEs in DG-MOSFETs," *IEEE Trans. Electron Devices*, vol. 51, no. 9, pp. 1385–1391, Sep. 2004.
- [41] J.-S. Park, S. Lee, Y. Jhee, H. Shin, "Charge-Based Analytical Current Model for Asymmetric Double-Gate MOSFETs", *Journal of Korean Physics Society*. Vol.47, pp. S392–S396, Nov. 2005.
- [42] A. Ortiz-Conde, F.J. Garcia-Sanchez, J. Muci, "Rigorous analytic solution for the drain current of undoped symmetric dual-gate MOSFETs", *Solid-State Electron.*, Vol.49, pp. 640–647, Apr. 2005.

-
- [43] J.M. Sallese, F. Krummenacher, F. Pregaldiny, C. Lallement, A. Roy, C.C. Enz, “A design oriented charge-based current model for symmetric DG MOSFET and its correlation with the EKV formalism”, *Solid-State Electron*, vol. 49, pp. 485–489, Mar. 2005.
- [44] A. Ortiz-Conde, F.J. Garcia-Sanchez, J. Muci, S. Malobabic, J.J. Liou, “A review of core compact models for undoped double-gate SOI MOSFETs”, *IEEE Trans. Electron Devices* vol.54, pp.131–140, Jan. 2007.
- [45] B.J. Sheu, D.L. Scharfetter, P.K. Ko, M.C. Jeng, “BSIM: Berkeley short-channel IGFET model for MOS transistors,” *IEEE J. Solid- State Circuits.*, vol.22, pp. 558–566, Aug. 1987.
- [46] R. M. Swanson and J. D. Meindl, “Fundamental performance limits of MOS integrated circuits,” in *Proc. IEEE Int. Solid-State Circuits Conf.*, pp. 110-111, 1975.
- [47] A. Tsormpatzoglou , D.H. Tassis , C.A. Dimitriadis , G. Ghibaudo , G. Pananakakis , N. Collaert, “Analytical modeling for the current–voltage characteristics of undoped or lightly doped symmetric double-gate MOSFETs,” *Microelectronic Engineering*, vol.87, pp. 1764–1768, 2010.